Perfectus Announces Availability of Industry’s Most Powerful SystemVerilog-Based OVM-Compliant PCI Express 3.0 Verification IP
Jan. 5, 2010 -- Perfectus Technology, Inc., the leading provider of highest quality verification IPs for many industry standard protocols, today announced availability of SystemVerilog-based and Open Verification Methodology (OVM)-compliant PCI Express Gen3 verification IP (Genie-PCIe3 VIP) to help designers accelerate the verification of PCI Express Gen3-based products.
Genie-PCIe3 features a complete set of intelligent verification components for verifying PCI Express 1.1/2.0/3.0 and SR-IOV-based designs and it works in any verification environment, including SystemVerilog and OVM methodology. The Root complex and End Point Models, Comprehensive Test Suite for unit level and System Level testing and Interface Inspector help in ensuring robust verification, maximum functional coverage, complete protocol compliance and error testing. The VIP has a rich set of constrainable parameters, sequence library, powerful error injection capabilities, APIs and Callbacks for user configurability. The VIP is configurable and extensible to satisfy each specific verification environment's requirements.
Genie-PCIe3 is fully compliant to the PCI Express Gen3 with features that are far superior to any other solution available in the market. The Test Suite, along with Interface Inspector, provides developers the ability to comprehensively test PCI Express Gen3 Root Complex, Endpoint, Switch, SR-IOV Endpoint, and PHY designs against the vast requirements set forth by the PCIe Gen3 specification.
"We are committed to work with our IP, FPGA, ASIC and SOC customers to provide a total chip, controller, and PHY verification solution for the evolving PCIe 3.0 standard to lower their risk and time to market associated with bringing next-generation products to market, while delivering robust and superior solutions," said Sheetal Kammaje, Marketing Manager of Perfectus.
The important feature of this product is the statistical reports generated by the Genie-Interface-Inspector. Reports include a Functional Coverage report which helps to identify what functionality has been tested; an Error Inspection report which specifies the errors that were tested and errors that were not tested; a Protocol Inspection report which shows the percentage of PCIe 3.0 specification compliance; and a Features Coverage report which shows the percentage of features covered.
"We are pleased that Perfectus has made available the first OVM-tested PCIe 3.0 verification IP validated to run on the Questa® verification platform," said Dennis Brophy, director of strategic business development, Mentor Graphics Corporation. "As an active member of the Mentor Questa Vanguard Partnership program, Perfectus works with us to improve design and verification productivity."
Availability and Additional Information
PCIe Gen3 VIP is available immediately. For more details on pricing and evaluation, please contact Perfectus at 408-748-8900, x5651.
For more information about Perfectus verification IP products, please email us at sales@Perfectus.com or visit our website at www.Perfectus.com.
About Perfectus
Perfectus is a leading provider of very high quality and completely configurable Verification IPs. Perfectus has been consistently providing the semiconductor industry with outstanding VIPs ensuring a first pass success on the chip. Perfectus offers several Verification IP products which include AMBA: AHB, APB & AXI, Ethernet, Fiber Channel, I2C, ONFi, PCIe 3.0 and 2.0, SAS, SATA, SMBus, SPI 4.2, ONFI, USB3.0 and USB 2.0.
Related Semiconductor IP
- PCI Express PHY
- Multi-Channel Flex DMA IP Core for PCI Express
- PCIe - PCI Express Controller
- PCI Express PIPE PHY Transceiver
- Scalable Switch Intel® FPGA IP for PCI Express
Related News
- Synopsys was not invited to join SystemVerilog OVM initiative
- eInfochips announces AVM 3.0 & OVM Compliant SystemVerilog AMBA AHB Verification IP
- Silicon Interfaces announces the release of its Open Verification Methodology (OVM) Based Gigabit Ethernet MAC SystemVerilog OVC
- Mentor Graphics Delivers Solution for SystemVerilog Base Class Library Interoperability to Enable Reuse of Legacy VMM Code in an OVM Environment
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost