Moortec Announces SPI Block (MR74040) for Low Power Applications
September 29, 2009 -- Moortec Announces SPI Block (MR74040) for Low Power Applications. The MR74040 is a synchronous serial-data interface adhering to the SPI protocol of communications. Configurable for all 4 SPI modes* this block acts as a single slave. The design targets the 0.18um CMOS (ca18ha) process offered by Jazz. The MR74040 consists of 32, 16-bit wide R/W registers, 28 of which can be configured in to a ‘power down’ state for low power operation when idle.
About Moortec
Moortec, established in 2005, provide high quality analogue and mixed-signal IP blocks as well as Custom Chip solutions world-wide for a variety of applications. The UK based design group also provide Platforms for IC test and evaluation. Having a track record of delivery to tier-1 semiconductor and product companies, Moortec provide a quick and efficient path to market for customer products.
* Silicon proven for mode 3 only
Related Semiconductor IP
- SPI to AHB Bridge
- Serial Peripheral Interface (SPI) Controller
- Quad SPI Controller
- Octal SPI Controller
- APB Fundamental Peripheral IP, Serial Interface controller for multiple frame formats, SSP (by TI), SPI (by Motorola), Microwire (by NS), I2S (by Philips), AC - link (by Intel) and SPDIF (by Intel), Soft IP
Related News
- LEDA Systems ® and Modelware ® Announce Partnership for Silicon Proven SPI 4 Phase 2 Semiconductor IP providing 10 Gb/s Transport Solutions for Communications Systems-on-a-Chip.
- TriCN'S SPI-4.2 I/O Interface Technology Supports NPFSI, SFI and SPI Standards
- Silicon Logic Engineering SPI 4 Phase 2 is Silicon Proven
- Digital Core Design (DCD) Announces New SPI Serial Peripheral Interface IP Cores
Latest News
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI
- QuickLogic Announces $13 Million Contract Award for its Strategic Radiation Hardened Program
- Cadence Reports Fourth Quarter and Fiscal Year 2025 Financial Results
- Renesas Develops 3nm TCAM Technology Combining High Memory Density and Low Power, Suitable for Automotive SoCs