sci-worx demonstrates its fitness for the IP boom Unique range: qualified and certified IP modules
sci-worx demonstrates its fitness for the IP boom Unique range: qualified and certified IP modules
Munich/Hanover, 21 November 2000 - sci-worx is presenting its extended range of qualified and certified intellectual property (IP) modules at the electronica 2000 trade fair.
The Hanover-based company is markedly expanding its activities in the area of qualification and certification for its IP modules, marketed as DesignObjects® (DO). In order to guarantee unified quality for all its modules, sci-worx has revised its complete range. Based on the VSIA deliverables specifications for delivery goods, sci-worx has defined a two-stage process consisting of a formal and a physical qualification. sci-worx has set up the "IP publishing" department for this qualification process which acts more or less as an in-house customer.
Investigations are carried out in the following areas for the formal qualification:
· completness checks,Doing physical qualification, the DO is verified in an exemplary close-to-realistic environment with the help of an FPGA. The result of the qualification is an extensive certificate which is also a component of supply.
· code analysis,
· code coverage,
· low power analysis,
· synthesis analysis,
· timing verification,
· scan insertion,
· test pattern generation,
· test coverage.
According to a study carried out by the Dataquest market research company, the IP market is one of the most rapidly expanding segments in the semiconductor industry. sci-worx, with its DesignObjects®, is now placed at Rank 9 within the worldwide IP providers and occupies fifth place in Europe (Dataquest May 2000).
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- CAST Demonstrates IP Cores for Leading-Edge Technologies at Embedded World 2026
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- Ceva Launches Next-Generation UWB IP with Extended Range and Higher Throughput
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
Latest News
- Faraday Reports First Quarter 2026 Results
- Cadence Reports First Quarter 2026 Financial Results
- Rambus Reports First Quarter 2026 Financial Results
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology