sci-worx demonstrates its fitness for the IP boom Unique range: qualified and certified IP modules
sci-worx demonstrates its fitness for the IP boom Unique range: qualified and certified IP modules
Munich/Hanover, 21 November 2000 - sci-worx is presenting its extended range of qualified and certified intellectual property (IP) modules at the electronica 2000 trade fair.
The Hanover-based company is markedly expanding its activities in the area of qualification and certification for its IP modules, marketed as DesignObjects® (DO). In order to guarantee unified quality for all its modules, sci-worx has revised its complete range. Based on the VSIA deliverables specifications for delivery goods, sci-worx has defined a two-stage process consisting of a formal and a physical qualification. sci-worx has set up the "IP publishing" department for this qualification process which acts more or less as an in-house customer.
Investigations are carried out in the following areas for the formal qualification:
· completness checks,Doing physical qualification, the DO is verified in an exemplary close-to-realistic environment with the help of an FPGA. The result of the qualification is an extensive certificate which is also a component of supply.
· code analysis,
· code coverage,
· low power analysis,
· synthesis analysis,
· timing verification,
· scan insertion,
· test pattern generation,
· test coverage.
According to a study carried out by the Dataquest market research company, the IP market is one of the most rapidly expanding segments in the semiconductor industry. sci-worx, with its DesignObjects®, is now placed at Rank 9 within the worldwide IP providers and occupies fifth place in Europe (Dataquest May 2000).
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- CAST Demonstrates IP Cores for Leading-Edge Technologies at Embedded World 2026
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- Ceva Launches Next-Generation UWB IP with Extended Range and Higher Throughput
Latest News
- Synopsys Introduces Software-Defined Hardware-Assisted Verification to Enable AI Proliferation
- AimFuture and ITM Semiconductor to Develop AI-Integrated Technology for Robotics and Mobility
- TSMC February 2026 Revenue Report
- Silvaco Announces Immediate Availability of Production Ready Mixel MIPI PHY IP, Strengthening its Comprehensive Silicon IP Offering
- Movellus Partners with Synopsys to Deliver Power Efficiency for Next Generation IC’s