sci-worx demonstrates its fitness for the IP boom Unique range: qualified and certified IP modules
sci-worx demonstrates its fitness for the IP boom Unique range: qualified and certified IP modules
Munich/Hanover, 21 November 2000 - sci-worx is presenting its extended range of qualified and certified intellectual property (IP) modules at the electronica 2000 trade fair.
The Hanover-based company is markedly expanding its activities in the area of qualification and certification for its IP modules, marketed as DesignObjects® (DO). In order to guarantee unified quality for all its modules, sci-worx has revised its complete range. Based on the VSIA deliverables specifications for delivery goods, sci-worx has defined a two-stage process consisting of a formal and a physical qualification. sci-worx has set up the "IP publishing" department for this qualification process which acts more or less as an in-house customer.
Investigations are carried out in the following areas for the formal qualification:
· completness checks,
· code analysis,
· code coverage,
· low power analysis,
· synthesis analysis,
· timing verification,
· scan insertion,
· test pattern generation,
· test coverage.
Doing physical qualification, the DO is verified in an exemplary close-to-realistic environment with the help of an FPGA. The result of the qualification is an extensive certificate which is also a component of supply.
According to a study carried out by the Dataquest market research company, the IP market is one of the most rapidly expanding segments in the semiconductor industry. sci-worx, with its DesignObjects®, is now placed at Rank 9 within the worldwide IP providers and occupies fifth place in Europe (Dataquest May 2000).
Related Semiconductor IP
- USB 20Gbps Device Controller
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
- Multi-core capable 64-bit RISC-V CPU with vector extensions
Related News
- CAST Expands Functional Safety Line with Additional Certified IP Cores
- Is the world ready for Platypus, Zero ASIC’s open eFPGA IP? CEO Andreas Olofsson is betting that the answer is “Yes”
- Oki Semiconductor offers a unique high performance, and fully qualified miniature W-CSP Package for low power SoC ASIC Designs
- Wi-Fi CERTIFIED HaLow delivers long range, low power Wi-Fi
Latest News
- Signal Edge Solutions Joins AMD Embedded Partner Program
- MediaTek Develops Chip Utilizing TSMC’s 2nm Process, Achieving Milestones in Performance and Power Efficiency
- RISC-V: Shaping the Future of Mobility with Open Standards and Strong Partnership
- ARTE Debuts New MPEG-H Dialog+ Feature
- Omni Design Technologies Secures over $35 Million in Series A Funding to Advance Its Leadership in Wideband Signal Processing™ for the AI Data Revolution