sci-worx demonstrates its fitness for the IP boom Unique range: qualified and certified IP modules
sci-worx demonstrates its fitness for the IP boom Unique range: qualified and certified IP modules
Munich/Hanover, 21 November 2000 - sci-worx is presenting its extended range of qualified and certified intellectual property (IP) modules at the electronica 2000 trade fair.
The Hanover-based company is markedly expanding its activities in the area of qualification and certification for its IP modules, marketed as DesignObjects® (DO). In order to guarantee unified quality for all its modules, sci-worx has revised its complete range. Based on the VSIA deliverables specifications for delivery goods, sci-worx has defined a two-stage process consisting of a formal and a physical qualification. sci-worx has set up the "IP publishing" department for this qualification process which acts more or less as an in-house customer.
Investigations are carried out in the following areas for the formal qualification:
· completness checks,
· code analysis,
· code coverage,
· low power analysis,
· synthesis analysis,
· timing verification,
· scan insertion,
· test pattern generation,
· test coverage.
Doing physical qualification, the DO is verified in an exemplary close-to-realistic environment with the help of an FPGA. The result of the qualification is an extensive certificate which is also a component of supply.
According to a study carried out by the Dataquest market research company, the IP market is one of the most rapidly expanding segments in the semiconductor industry. sci-worx, with its DesignObjects®, is now placed at Rank 9 within the worldwide IP providers and occupies fifth place in Europe (Dataquest May 2000).
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- 1.8V Capable GPIO on Samsung Foundry 4nm FinFET
- Bluetooth Low Energy 6.0 Scalable RF IP
Related News
- TeraSignal Demonstrates Interoperability with Synopsys 112G Ethernet PHY IP for High-Speed Linear Optics Connectivity
- CAST Expands Functional Safety Line with Additional Certified IP Cores
- Is the world ready for Platypus, Zero ASIC’s open eFPGA IP? CEO Andreas Olofsson is betting that the answer is “Yes”
- Oki Semiconductor offers a unique high performance, and fully qualified miniature W-CSP Package for low power SoC ASIC Designs
Latest News
- EnSilica cuts post-quantum cryptography (PQC) silicon area with three-in-one IP block
- Perceptia Devices Release pPLL08W, best-in-class RF PLL IP in GF22FDX
- Axiomise Partners With Bluespec to Verify Its RISC-V Cores
- Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with Prototyping of Leading-Edge 2nm GAA Transistors
- SEMIFIVE Files for Pre-IPO Review on KRX