Samsung Ramps 10nm in 2016
FinFET Roadmap Aligns with TSMC's Plans
Jessica Lipsky, EETimes
5/22/2015 01:50 AM EDT
SAN FRANCISCO -- Samsung announced its next-generation process technology, a 10nm FinFET node, at a company event here. The announcement comes a month after Samsung detailed its 14nm process.
Samsung was shy on specs, but said the process node will be in full production by the end of 2016, about the same time as its rival TSMC. The Samsung 10nm process offers “significant power, area, and performance advantages” and targets a broad range of markets, said foundry senior vice president Hong Hao.
To read the full article, click here
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- Intel: 450-mm wafers must wait on 10-nm
- Quad patterning a possibility at 10nm, says TSMC
- UMC joins IBM chip alliance for 10nm process development
- Common Platform in Preparation for SOI, FinFETs at 10nm
Latest News
- KP Labs and Frontgrade Gaisler join forces to advance fault-tolerant computing for next-generation space missions
- CXL Consortium Releases the Compute Express Link 4.0 Specification Increasing Speed and Bandwidth
- QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC
- TTTECH releases 10 Gbit TSN-End Point IP Integration Kit to enable rapid TSN adoption in mission-critical applications
- Quintauris and IAR Join Forces to Advance Functional Safety Software for RISC-V Automotive Real-time Applications