Rambus Achieves Breakthroughs in Memory Signaling
Advances differential memory signaling to 20Gpbs and single-ended memory signaling to 12.8Gbps
SUNNYVALE, Calif. -- January 31, 2011-- Rambus Inc. (NASDAQ:RMBS), one of the world's premier technology licensing companies, today announced it has advanced differential signaling for SoC-to-memory interfaces to a groundbreaking 20 gigabits per second (Gbps) and developed innovations which can extend single-ended memory signaling to an unparalleled 12.8Gbps.
Rambus has also developed innovations which enable a seamless transition for memory architectures from single-ended to differential signaling as data rates rise to meet the performance requirements of future-generation graphics and gaming systems.
Rambus will demonstrate its breakthroughs in memory signaling technology this week at DesignCon 2011. The latest technology advancements of Rambus' Terabyte Bandwidth Initiative enable unmatched power efficiency and compatibility to single-ended memory architectures, including GDDR5 and DDR3. With the addition of FlexMode™ interface technology, a multi-modal, SoC memory interface PHY, supporting both differential and single-ended signaling, can be implemented in a single SoC package design with no additional pins.
Rambus has achieved a power efficiency of 6 milliwatts (mW) per Gbps when operating at 20Gbps in a 40nm-process silicon test vehicle. These innovations address critical system challenges to extending signaling rates by addressing power efficiency and compatibility needs. "We have paved multiple paths for the industry by providing solutions that extend single-ended signaling beyond today's limits and developing the means for a seamless transition to differential signaling," said
Sharon Holt, senior vice president and general manager of the Semiconductor Business Group at Rambus. "By advancing data rates in an extremely power-efficient way, and enabling compatibility to current industry-standard memories, we have removed the technical and business barriers for customers to achieve unprecedented capabilities in their products."
Graphics cards and game consoles are the marquee performance products for consumers. The demand for photorealistic game play, 3D images, and a richer end-user experience is constantly pushing system and memory requirements higher. Today's high-end graphics processors support as much as 128 gigabytes per second (GB/s) of memory bandwidth, and future generations will push memory bandwidth to upwards of one terabyte per second (TB/s).
Through the Terabyte Bandwidth Initiative, Rambus has developed key innovations using its renowned signaling and memory architecture expertise. These Rambus patented innovations include Fully Differential Memory Architecture (FDMA), FlexLink™ C/A and 32X data rate. The latest addition to these innovations, FlexMode interface technology, enables support of both differential and single-ended memory interfaces in a single SoC package design. FlexMode technology achieves this with no additional pins through programmable assignment of signaling I/Os to either data or command/address. Launched in November 2007, the Terabyte Bandwidth Initiative reflects Rambus' ongoing commitment to innovation in cutting-edge performance memory architectures. The initiative serves as the foundation for future memory architectures that offer increased performance, higher and scalable data bandwidth, area optimization, enhanced signal integrity, and multi-modal capability for gaming, graphics and multi-core computing applications.
Additional information on the Terabyte Bandwidth Initiative is available at www.rambus.com/terabyte.
About Rambus Inc.
Rambus is one of the world's premier technology licensing companies. Founded in 1990, the Company specializes in the invention and design of architectures focused on enriching the end-user experience of electronic systems. Rambus' patented innovations and breakthrough technologies help industry-leading companies bring superior products to market.
Rambus licenses both its world-class patent portfolio, as well as its family of leadership and industry-standard solutions. Headquartered in Sunnyvale, California , Rambus has regional offices in North Carolina , Ohio, India, Germany, Japan , Korea, and Taiwan. Additional information is available at www.rambus.com.
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Rambus Delivers 6400 MT/s DDR5 Registering Clock Driver to Advance Server Memory Performance
- Rambus Boosts AI Performance with 9.6 Gbps HBM3 Memory Controller IP
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Rambus Expands Chipset for Advanced Data Center Memory Modules with DDR5 Server PMICs
Latest News
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem