Quickpath IP bound for Achronix FPGAs
Peter Clarke, EETimes
11/4/2010 9:05 AM EDT
LONDON – Achronix Semiconductor Corp. will be including the hard Quickpath IP core in support of processor communications on forthcoming field programmable gate arrays enabled by Intel manufacturing.
Quickpath Interconnect is a point-to-point processor interconnect developed by Intel to compete with HyperTransport. The move looks set to be a pre-cursor to the inclusion of one or multiple hard Intel processor cores on an Achronix FPGA.
It adds fuel to the idea of the importance of multicore-processor-array-plus-FPGA-fabric as a generalized design platform going forward. It supports the idea that the Intel-Achronix deal parallels an FPGA-processor collaboration announced by Xilinx Inc. and ARM Holdings plc in October 2009.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Achronix and Signoff Semiconductors Partner for AI/ML FPGA and eFPGA IP Design Services
- CAST and Achronix Expand Partnership to Deliver Secure FPGA Solutions
- Achronix Acquires Key IP and Expertise from FPGA Networking Solutions Leader Accolade Technology
- Achronix Announces Speedster7t AC7t1500 FPGA General Availability
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost