Quickpath IP bound for Achronix FPGAs
Peter Clarke, EETimes
11/4/2010 9:05 AM EDT
LONDON – Achronix Semiconductor Corp. will be including the hard Quickpath IP core in support of processor communications on forthcoming field programmable gate arrays enabled by Intel manufacturing.
Quickpath Interconnect is a point-to-point processor interconnect developed by Intel to compete with HyperTransport. The move looks set to be a pre-cursor to the inclusion of one or multiple hard Intel processor cores on an Achronix FPGA.
It adds fuel to the idea of the importance of multicore-processor-array-plus-FPGA-fabric as a generalized design platform going forward. It supports the idea that the Intel-Achronix deal parallels an FPGA-processor collaboration announced by Xilinx Inc. and ARM Holdings plc in October 2009.
To read the full article, click here
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Achronix and Signoff Semiconductors Partner for AI/ML FPGA and eFPGA IP Design Services
- CAST and Achronix Expand Partnership to Deliver Secure FPGA Solutions
- Achronix Acquires Key IP and Expertise from FPGA Networking Solutions Leader Accolade Technology
- Achronix Announces Speedster7t AC7t1500 FPGA General Availability
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory