Kaben Wireless Silicon anounces Silicon-proven 0.35-0.5 ps Programmable Clock Source IP
Ottawa, Ontario – July 19, 2010. Kaben Wireless Silicon Inc., one of the industry's leading wireless semiconductor design companies, announced today that it has successfully produced a programmable precision clock source for the timing market ideal for applications such as networking, SONET, 10G Ethernet, base stations and other telecom infrastructure.
The KWS410 utilizes Kaben’s patented Delta-Sigma based, Fractional-N synthesis techniques to deliver less than 0.35 ps to a maximum of 0.5 ps of RMS jitter at frequencies up to 1.4 GHz. Systems can suffer from synthesizers with high phase noise and spurs because these translate to jitter in timing systems which lead to unacceptable packet error rates, or low data rate throughput.
"The ultra-low jitter, and programmable frequency range makes this IP block ideal for precision clock conditioning or jitter attenuation applications", said Bill Bereza, Kaben's Director of Marketing "This product replaces multiple, external clock sources or controllable oscillators in multi-band applications. The reduced BoM offers significant cost benefits".
Through Kaben's patented PLL loop technology, the KWS410 can be integrated as part of a client’s larger SoC thus eliminating the need for off-chip components. This product targets a variety of wireline, optical, wireless and backhaul applications.
Originally designed in the IBM 7WL process, the design can be ported to popular process technologies for any timing application. This silicon-proven IP is a customizable product licensed for integration.
About KABEN
KABEN is a leading RFIC developer and Semiconductor IP provider addressing Next Generation wireless communications based on multiple standards (Bluetooth, FM, GPS, DVB, W-USB, WiMAX). KABEN specializes in high-performance designs of reconfigurable transceivers, field-programmable, on-chip tunable Filters (SAW replacement), Digital-to-IF Converters (high linearity), and Frequency Synthesizers (ultra-low phase-noise, ultra-low spur level), for embedded and stand-alone use. Kaben delivers high-performance, proven designs to manufacturers in the wireless communications market, that significantly reduce risk, cost, and time to market. For more information, please visit our website at www.kabenwireless.com
Related Semiconductor IP
- Integer PLL, 32KHz Input, VCO from 32M to 64MHz - HHGrace 110nm
- Integer PLL, VCO from 50M to 500MHz - HLMC 55nm
- Integer PLL, VCO from 50M to 150MHz - HHGrace 110nm
- Active frequency doubler, designed for use in the LO Path after VCO to double up the LO frequency
- Active frequency doubler, designed for use in the LO Path after VCO to double up the LO frequency
Related News
- Tundra Semiconductor Terminates Product Acquisition and License Agreements with IBM
- IBM Builds World's Smallest SRAM Memory Cell
- IBM and NEC Electronics Sign Agreement for Joint Development of Next-Generation Semiconductor Process Technology
- ARM, Chartered, IBM and Samsung Collaborate to Enable Energy-Efficient 32nm and 28nm Systems-on-Chip
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory