OmniPhy to Present "Designing IPs For Automotive Applications," at DAC 2015 in San Francisco
SAN JOSE, CA – May, 2015- OmniPhy has been selected to present at the 2015 Design Automation Conference from June 7 to June 11 at the Moscone Center in San Francisco.
The submission titled ‘Designing Analog IPs For Automotive Applications’ goes in depth into how traditional consumer silicon IP needs to be modified to become suitable for the automotive market. This includes things like working on protocol modifications, extended robustness and lifetime expectations, and enhanced diagnostics. The discussion also features a case study featuring the design of OmniPhy’s Automotive Ethernet (100Base-T1) IP, an extension of OmniPhy’s involvement in the Open Alliance.
“The big push in the automotive industry towards ‘autonomy’ and the ‘connected-car’ is driving a lot of new requirements into automotive semiconductors. Reliability is a significant concern as it impacts safety, recalls and potential litigation. Many of the new automotive-IP applications include connectivity and sensing which require analog-rich design implementations. These automotive applications require reliability and robustness in a harsh environment, requirements that the 3rd party IP marketplace traditionally has not been familiar with,” said Ritesh Saraf, CEO, OmniPhy. “OmniPhy has been working in the Automotive and Industrial Ethernet markets for some years now and will be sharing our experience with the broader community,” he added.
The specific location, time, and date, are provided below:
TRACK: SILICON DESIGN
TOPIC AREA: DESIGNER AND IP TRACK
When: Tuesday, June 9 at 4:30 – 6:00pm
Where: DAC Exhibit floor
About OmniPhy, Inc.
OmniPhy is a leading provider of specialized silicon-proven IP solutions for system-on-chip (SoC) Interface designs. The broad IP portfolio includes complete interface IP solutions consisting of controllers, PHY and verification IP for widely used protocols, analog IP and subsystems. With a robust IP development methodology, extensive investment in quality, IP prototyping and comprehensive technical support, OmniPhy enables designers to accelerate time-to-market and reduce integration risk. For more information on OmniPhy IP, visit http://omniphysemi.com.
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
Related News
- Meet the DSP Algorithmic Experts at DAC 2005; AccelChip Focuses on DSP Solutions in Booth 1000
- German company to introduce PLL IP core at DAC
- Platform ASICs a natural fit at 90 nm, say DAC panelists
- IPextreme to Conduct IP Demos, Talks at DAC
Latest News
- Mythic to Challenge AI’s GPU Pantheon with 100x Energy Advantage and Oversubscribed $125M Raise
- Accelerating Vehicle Electrification and Intelligence to Drive Automotive Semiconductor Market to Nearly US$100 Billion by 2029
- Cassia.ai Achieves Breakthrough in AI Accelerator Technology with Successful Tapeout of two Test Chips
- Toshiba to accelerate semiconductor design innovation with Siemens’ EDA software
- SEMIFIVE Strengthens AI ASIC Market Position Through IPO “Targeting Global Markets with Advanced-nodes, Large-Die Designs, and 3D-IC Technologies”