Noesis Technologies Releases DVB-H Reed Solomon Decoder
Nov. 5, 2007
-- Noesis Technologies announced today the immediate availability of its compact area paramaterizable Reed Solomon Decoder and Encoder IP core (ntRS-CA). Along with its existing high throughput parameterizable Reed Solomon Decoder and Encoder (ntRS-HT), Noesis Technologies offers a complete portofolio of IP core solutions for applications that require error correction coding based on Reed Solomon algorithm.
The ntRS-HT and ntRS-CA IP cores are highly parameterizable and can be used in a variety of applications such as IEEE 802.16a, IEEE.802.16e, DVB-S, DVB-H, ITU G.984(GPON), ITU G.975, xDSL, IESS-308, CCSDS e.t.c. The newly released ntRS-CA is especially ideal for low-power applications such DVB-H.
License options and availability
ntRS-CA is available under a flexible licensing scheme as parameterizable VHDL or Verilog source code or as a fixed netlist in various FPGA target technologies.
About Noesis Technologies
Noesis Technologies is a leading provider of Forward Error Correction IP core solutions. Noesis Technologies specializes in the design, development and marketing of high quality, cost effective communication IP cores and provides VLSI design services. Its field of expertise include Forward Error Correction, Cryptography and Networking technology. In these fields, a broad range of high quality IP cores are offered.
Noesis IP cores have been licensed worldwide and its impressive list of customers ranges from large companies to dynamic startups in diverse market sectors such telecommunications, networking, military, industrial control and lower-power portable.
For more information, visit the Noesis website at www.noesis-tech.com.
Related Semiconductor IP
- Reed Solomon
- Reed Solomon Decoder and Encoder FEC
- Reed Solomon FEC
- Reed Solomon Error Correcting Code ECC
- Reed Solomon Erasure Code
Related News
- Noesis Technologies Announces its Compact Area Parameterizable Reed Solomon Decoder and Encoder IP Core
- Reed Solomon Encoder and Decoder FEC IP Core From Global IP Core
- eInfochips announces DDR2 SDRAM verification IP and Reed Solomon Encoder design IP
- Comcores now offers standalone Reed Solomon Forward Error Correction (RSFEC) IP cores
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations