Noesis Technologies Announces its Compact Area Parameterizable Reed Solomon Decoder and Encoder IP Core
November 26, 2007 -- Noesis Technologies today announced the immediate availability of its compact area parameterizable Reed Solomon Decoder and Encoder IP core (ntRS-CA). Along with its existing high throughput parameterizable Reed Solomon Decoder and Encoder (ntRS-HT), Noesis Technologies offers a complete portofolio of IP core solutions for applications that require error correction coding based on Reed Solomon algorithm.
The ntRS-HT and ntRS-CA IP cores are highly parameterizable and can be used in a variety of applications such as IEEE 802.16a, IEEE.802.16e, DVB-S, DVB-H, ITU G.984(GPON), ITU G.975, xDSL, IESS-308, CCSDS e.t.c.
The newly released ntRS-CA is especially ideal for low-power applications such DVB-H.
License options and availability
ntRS-CA is available under a flexible licensing scheme as parameterizable VHDL or Verilog source code or as a fixed netlist in various FPGA target technologies.
About Noesis Technologies
Noesis Technologies is a leading provider of Forward Error Correction IP core solutions. Noesis Technologies specializes in the design, development and marketing of high quality, cost effective communication IP cores and provides VLSI design services. Its field of expertise include Forward Error Correction, Cryptography and Networking technology. In these fields, a broad range of high quality IP cores are offered. Noesis IP cores have been licensed worldwide and its impressive list of customers ranges from large companies to dynamic startups in diverse market sectors such as telecommunications, networking, military, industrial control and lower-power portable. For more information, visit the Noesis website at www.noesis-tech.com.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Reed Solomon Encoder and Decoder FEC IP Core From Global IP Core
- CCSDS AR4JA LDPC Encoder and Decoder FEC IP Core Available For Licensing and Implementation from Global IP Core
- DVB-RCS2 Turbo Decoder and Encoder IP Core Available For Integration From Global IP Core
- DVB-S2X LDPC/ BCH Encoder and Decoder IP Core Available For Integration From Global IP Core
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers