MediaTek Successfully Develops First Chip Using TSMC's 3nm Process, Set for Volume Production in 2024
Hsinchu, Taiwan, R.O.C., Sep. 7, 2023 – MediaTek and TSMC (TWSE: 2330, NYSE: TSM) today announced that MediaTek has successfully developed its first chip using TSMC’s leading-edge 3nm technology, taping out MediaTek’s flagship Dimensity system-on-chip (SoC) with volume production expected next year. This marks a significant milestone in the long-standing strategic partnership between MediaTek and TSMC, with both companies taking full advantage of their strengths in chip design and manufacturing to jointly create flagship SoCs with high performance and low power features, empowering global end devices.
“We are committed to our vision of using the world’s most advanced technology to create cutting edge products that improve our lives in meaningful ways,” said Joe Chen, President of MediaTek. “TSMC's consistent and high-quality manufacturing capabilities enable MediaTek to fully demonstrate its superior design in flagship chipsets, offering the highest performance and quality solutions to our global customers and enhancing the user experience in the flagship market.”
“This collaboration between MediaTek and TSMC on MediaTek’s Dimensity SoC means the power of the industry’s most advanced semiconductor process technology can be as accessible as the smartphone in your pocket,” said Dr. Cliff Hou, Senior Vice President of Europe and Asia Sales at TSMC. “Throughout the years, we have worked closely with MediaTek to bring numerous significant innovations to the market and are honored to continue our partnership into the 3nm generation and beyond.”
TSMC’s 3nm process technology provides enhanced performance, power, and yield, in addition to complete platform support for both high performance computing and mobile applications. Compared with TSMC’s N5 process, TSMC’s 3nm technology currently offers as much as 18% speed improvement at same power, or 32% power reduction at same speed, and approximately 60% increase in logic density.
MediaTek's Dimensity SoCs, built with industry-leading process technology, are designed to meet the ever-increasing user experience requirements for mobile computing, high-speed connectivity, artificial intelligence, and multimedia. MediaTek’s first flagship chipset using TSMC’s 3nm process is expected to empower smartphones, tablets, intelligent cars and various other devices starting in the second half of 2024.
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
Related News
- Sofics releases its ESD technology on TSMC 3nm process
- Alphawave Semi Launches Industry's First 3nm UCIe IP with TSMC CoWoS Packaging
- Unveiling the Availability of Industry's First Silicon-Proven 3nm, 24Gbps UCIe™ IP Subsystem with TSMC CoWoS® Technology
- Chips&Media Secures Access to TSMC 3nm Library
Latest News
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects