MagnaChip to Offer Cost Competitive Compact Standard Cell Library for Low Power Applications
SEOUL, South Korea, Nov. 8, 2011 -- MagnaChip Semiconductor Corporation ("MagnaChip Semiconductor") (NYSE: MX), a Korea-based designer and manufacturer of analog and mixed signal semiconductor products, today announced that it now offers cost competitive compact standard cell libraries targeting low power applications in 0.18um and 0.35um technologies.
The new standard cell library features a smaller cell area and lower operating power by incorporating a compact design architecture. The cell area is reduced by up to 25% and the operating power consumption by a maximum of 60% compared with the use of conventional design libraries. In addition, these new compact standard cell libraries have the advantage of increased speed in addition to leakage and latch up control when compared to previous compact standard cell libraries. Any weakness to latch up is sharply reduced by using a self-well bias contact scheme.
T.J. Lee, Senior Vice President and General Manager of MagnaChip's Corporate and SMS Engineering commented, "We are very pleased to announce the offering of our competitive compact standard cell library for cost effective and low power applications These cell libraries will provide cost competitiveness and design flexibility to meet the increasing application specific needs of our foundry customers."
About MagnaChip Semiconductor
Headquartered in South Korea, MagnaChip Semiconductor is a Korea-based designer and manufacturer of analog and mixed-signal semiconductor products for high volume consumer applications. MagnaChip Semiconductor has one of the broadest and deepest range of analog and mixed-signal semiconductor platforms in the industry, supported by its 30-year operating history, a large portfolio of registered and pending patents, and extensive engineering and manufacturing process expertise. For more information, please visit http://www.magnachip.com/.
Related Semiconductor IP
- Standard Cell Library
- Standard Cell Library, Low Voltage Operation 0.45 V TSMC N3P
- CSMC 0.13um 9track LVT Standard Cell Library, 1.2v operating voltage
- CSMC 0.13um 9track HVT Standard Cell Library, 1.2v operating voltage
- CSMC 0.18um Standard Cell Library, 1.8v operating voltage
Related News
- eMemory Collaborates with MagnaChip to Offer One Time Programmable Macro for 0.18 um CMOS Process
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
- Dolphin Integration announces a new generation of ultra-dense standard cell library for GSMC 0.18 mm uLL eFlash process
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack