CDM Dependence on Device Capacitance
This blog will focus on what happens during the CDM pulse itself, and will show how the pulse properties change as a function of DUT to Field Plate capacitance.
Vendor:
Certus Semiconductor
Category:
Standard Cell Libraries
Standard Cell Library in SkyWater 90nm
A low-leakage digital standard cell library for energy-efficient, long-lifecycle SoC designs in SkyWater 90nm CMOS.
Overview
A low-leakage digital standard cell library for energy-efficient, long-lifecycle SoC designs in SkyWater 90nm CMOS.
This Standard Cell Library is a production-ready, low-leakage digital logic library developed for the SkyWater 90nm (S90 / C9) process. Built on a proven standard cell architecture, the library provides comprehensive combinational, sequential, clocking, and power-management cells optimized for reduced standby power, predictable PPA, and robust SoC integration. Certus’ Standard Cell Library is well suited for industrial, aerospace, defense, IoT, and mixed-signal designs requiring long term manufacturability and low power operation.
Cell Coverage Overview
- AND, OR, NAND, NOR, XOR/XNOR, AOI/OAI, multi plexers (2:1-4:1), majority cells
- Latches and flip-flops with async/sync reset/set, scan enabled variants, Q/QN outputs Clockbuffers, inverters, clock muxes, positive and negative edge clock-gating cells
- Isolation, retention, level shifters, decaps, delay cells, filler, antenna cells
Operating Conditions
| Parameter | Value |
| Process | SkyWater S90 (C9) |
| Core VDD | Technology-defined |
| Temp | Industrial Capable |
| Power Domains | Single/Multi Voltage |
| Design Style | CMOS |
Key features
- Low-leakage optimized devices for reduced static and standby power
- 550 fully characterized standard cells
- Comprehensive combinational logic
- Extensive sequential elements with async/sync reset and set, scan variants, and Q/QN outputs
- Multiple drive strengths and logical variants for PPA op timization
- Integrated clock buffers, clock inverters, muxes, and scan-capable clock gating cells
- Multi-voltage support with level shifters, isolation, and retention cells
- Complete physical infrastructure
Applications
- Industrial and embedded control SoCs
- Low-power IoT and edge devices
- Aerospace and defense electronics
- Mixed-signal SoCs
- Automotive and transportation control electronics
- Custom ASICs requiring long-life-cycle support in ma ture modes
What’s Included?
- GDS
- LEF
- Liberty
- Verilog
- CDL
- OpenAccess
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| SkyWater | 90nm | S90 | — |
Specifications
Identity
Part Number
S90
Vendor
Certus Semiconductor
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
United States
Learn more about Standard Cell Libraries IP core
A Low-Leakage Digital Foundation for SkyWater 90nm SoCs: Introducing Certus’ Standard Cell Library
As semiconductor designs continue to diversify, many successful products are not chasing the most advanced process nodes. Instead, they prioritize power efficiency, reliability, and long-term availability.
Field Induced CDM Explained
Integrated circuits are commonly tested for ESD robustness with 2 tests, Human Body Model (HBM) and Charged Device Model (CDM). Most engineers quickly grasp the procedure for HBM, but the CDM test is often poorly understood. This is unfortunate, because a large fraction of the ESD failures experienced in modern board assembly operations are CDM type failures. This article will describe the events which occur during a CDM test conducted using the widely accepted field induced CDM (FCDM) test.
One Platform, Five Libraries: Certus Semiconductor’s I/O IP Portfolio for Every Application on TSMC 22nm ULL/ULP Technologies
Certus Semiconductor’s I/O libraries for TSMC’s 22nm ultra-low leakage (22ULL) and 22nm ultra-low power (22ULP) technologies offer robust, high-performance solutions tailored to a wide range of SoC designs — from ultra-low power IoT nodes to demanding consumer and automotive systems. Whether you need low leakage, high drive strength, or analog compatibility, our production-proven IP covers it all.
Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
As a member of the TSMC IP Alliance, Certus delivers production-proven IP that ensures seamless integration with TSMC process nodes, ranging from 180nm to 12nm.
Unlocking High-Speed Connectivity with Certus Semiconductor’s LVDS Transceiver on GlobalFoundries 12LP/LP+
In today’s data-driven world, high-speed, low-power communication is essential. Certus Semiconductor’s LVDS Transceiver delivers exactly that—optimized for GlobalFoundries’ 12nm CMOS process, it provides reliable, high-performance Low-Voltage Differential Signaling (LVDS) for next-generation designs.
Frequently asked questions about standard cell libraries
What is Standard Cell Library in SkyWater 90nm?
Standard Cell Library in SkyWater 90nm is a Standard Cell Libraries IP core from Certus Semiconductor listed on Semi IP Hub. It is listed with support for skywater.
How should engineers evaluate this Standard Cell Libraries?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Standard Cell Libraries IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.