Lattice Semiconductor Updates 2Q12 Guidance
HILLSBORO, OR, Jun 14, 2012 --Lattice Semiconductor Corporation (NASDAQ: LSCC) today updated its guidance for the second quarter ending June 30, 2012, as growth in strategic accounts is being offset by continued weakness in the worldwide distribution channel, especially Europe.
- Revenue for the second quarter 2012 is now expected to be approximately flat to down 3% on a sequential basis. This compares to prior guidance provided on April 19, 2012 that revenue was expected to be approximately flat to up 4% on a sequential basis.
- Gross margin percentage is expected to be approximately 51% plus or minus 1%. This compares with prior guidance for gross margin to be to approximately 55% plus or minus 1%.
- Total operating expenses are expected to be approximately $39.5 million, including approximately $1.0 million in acquisition related charges (primarily amortization of intangible assets). This is unchanged from prior guidance.
No conference call will be held in conjunction with this guidance update. Additional information will be available when the Company reports its second quarter 2012 results.
About Lattice Semiconductor:
Lattice is a service-driven developer of innovative low cost, low power programmable design solutions. For more information about how our FPGA, CPLD and programmable power management devices help our customers unlock their innovation, visit www.latticesemi.com.
Related Semiconductor IP
- CRYSTALS Dilithium core for accelerating NIST FIPS 204 Module Lattice Digital Signature algorithm
- Highly configurable HW Lattice PQC ultra acceleration in AXI4 & PCIe systems
- Single instance HW Lattice PQC ultra accelerator
- Lattice Mico8 Open, Free Soft Microcontroller
- LatticeMico32 Open, Free 32-Bit Soft Processor
Related News
- MoSys Updates Second Quarter 2006 Guidance
- Xilinx Updates March Quarter Guidance
- Altera Updates Second Quarter Guidance
- Chartered Updates Guidance for Third Quarter
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs