Lattice Introduces Image Sensor Extender Reference Design
Low-cost solution uses inexpensive twisted-pair cable to separate image sensors up to eight meters from image signal processors
HILLSBORO, OR – April 11, 2013 – Lattice Semiconductor Corporation today announced the SensorExtender™ reference design that offers a low-cost approach to remotely locate image sensors up to eight meters away from the image signal processor (ISP) and transmit and receive video signals at resolutions that range up to 720p60 and 1080p30.
The reference design uses inexpensive low-cost Cat5E cable to carry high-definition video and to send I2C sensor control signals from the ISP during the vertical blanking period. Three twisted pairs carry the video and commands while a fourth pair provides power and ground to the remotely located sensors.
This solution serves applications that require image sensors to be separated from the image signal processor, which are often placed in tight spaces without room for adjacent ISPs to process the image. Typical applications include medical probes, large screen TVs with an integrated HD camera, surveillance domes, piping inspection ports, and point-of-sale scanners. The SensorExtender may link a single sensor to an ISP or connect a number of sensors to a central processor.
"Many customers and partners wanted a low-cost digital solution to put image sensors in difficult-to-reach places far from the ISP as well as benefit from the clarity and quality of HD images," said Ted Marena, Director of Solutions Marketing at Lattice Semiconductor. "The combination of our video expertise and the flexibility of our low- cost FPGAs enables camera system designers to easily and inexpensively implement this compelling solution."
SensorExtender Features
The reference design uses two Lattice MachXO2™ low density FPGAs: one is placed next to the image sensor and the other is located just before the ISP. A single twisted pair CAT5E/6 cable connects the two.
The SensorExtender solution offers a variety of interfaces (before serialization) for CSI-2, HiSPi, parallel, or sub-LVDS image sensors along with support for extending two or more image sensors. Additionally, the reference design allows parallel or serial ISP interfaces (after-deserialization). Designers can configure parallel interfaces to handle 1.8V, 2.5V, or 3.3V LVCMOS levels.
The reference design is tested with the Aptina MT MT9M024 and the Lattice HDR-60 camera development kit's base board.
Price and Availability
Designers who already have Lattice's HDR-60 Video Camera Development Kit can purchase the SensorExtender kit; part number LCMXO2-4000HE-SEC-EVN. The price is $295.00 and is available now. The additional cost for the HDR-60 development kit is $425.00. For more information, please click on the SensorExtender link.
About Lattice Semiconductor
Lattice is a service-driven developer of innovative low cost, low power programmable design solutions. For more information about how our FPGA, CPLD and power management devices help our customers unlock their innovation, visit www.latticesemi.com.
Related Semiconductor IP
- CRYSTALS Dilithium core for accelerating NIST FIPS 204 Module Lattice Digital Signature algorithm
- Highly configurable HW Lattice PQC ultra acceleration in AXI4 & PCIe systems
- Single instance HW Lattice PQC ultra accelerator
- Lattice Mico8 Open, Free Soft Microcontroller
- LatticeMico32 Open, Free 32-Bit Soft Processor
Related News
- Lattice Semiconductor Closes Acquisition of Silicon Image
- Sony Acquires Belgian Innovator of Range Image Sensor Technology, Softkinetic Systems S.A., in its Push Toward Next-Generation Range Image Sensors and Solutions
- Lattice Announces First Programmable ASSP (pASSP) Interface Bridge for Mobile Image Sensors and Displays
- Cista Design Inc. Selects Kilopass OTP NVM for Next Generation CMOS Image Sensor on SMIC Independently Developed 130nm Back Side Illumination Technology Platform
Latest News
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium