Japan-based PALTEK selects Avalon Microelectronics
February 21, 2007 -- St. Johnâs, NL, Canada â Avalon Microelectronics today announced that PALTEK has selected Avalonâs SFI-5 IP core for 40Gpbs applications.
"Avalon delivered a quality SFI-5 core to PALTEK in March of 2006 for one of our clients in Japan. We look forward to working together with Avalon on future 40G and 10G projectsâ said Khalid Ahmed, Account Manager at PALTEK.
Avalonâs 40G SFI-5 IP core is used in a variety of applications including DWDM Platforms, Routers, and Multi-service Switches. "With our 40G IP library, Avalon enables OEMs to quickly develop systems requiring SONET/SDH and OTN technologyâ said Wally Haas, Director of Engineering at Avalon.
Avalon is continuing development of IP components used for 40G and 10G optical connections. âWe continue our investment in technologies that enable OEMs to deliver data to optical fiber at speeds of 10Gbps and 40Gbpsâ said Mr. Haas.
Flexibility and Customization Advantage
Avalon fully exploits the flexibility that FPGAs offer - Avalon delivers custom designs using an internal IP library combined with custom RTL. Customers can also be provided with a multiple-FPGA load solution that allows them to reduce PCB size and cost, and to get more functionality out of their product.
Pricing and Availability
Avalonâs Athabasca product (40G SONET/SDH Framer/Mapper + SFI-5) is currently available. Please contact Avalon for pricing.
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Avalon Announces the Issue of their First US Patent
- Avalon Announces Working 100GE over OTN Transponder Application
- Avalon and AppliedMicro Enable Efficient 100G Muxponder Applications
- Avalon's 2D FEC enables reduced chip size and increased power savings
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory