Intilop signs with Cisco to provide value added services to Cisco's Networking Equipment Customers
Santa Clara, CA - September 2, 2010 - Intilop Inc., the leading developer and provider of advanced high complexity IPs and system solutions in Network traffic processing, acceleration, security and storage, today announced an agreement signed with Cisco Systems of San Jose, CA to provide specialized value added services to Cisco’s networking equipment customers. Intilop has extensive experience in the area of network acceleration hardware and firmware which compliments Cisco systems strong hold in Routers, Switches and security appliances. Intilop’s set of silicon IP products and services in network traffic acceleration, network systems design, network switching, network routing, network security, play a key role in this market segment. They include 10 G bit TCP/IP Offload engine and 1 G bit TCP/IP offload engine, 10 G bit Ethernet MAC, 1 G bit Ethernet MAC, multi-Gigabit scalable switch and more. They IPs deliver highest bandwidth and performance.
The unique think about their IPs is that the customers can customize their systems according to their requirements.
Intilop’s TOE is targeted at markets for developers of FPGAs/ASICs/ASSPs, Network adapters and Very large scale FPGA-SoC IP integration which provide solutions for the end users in financial markets, web servers, email servers, high end servers in Data centers, Government network systems, University network systems. This enhanced version of 1G TOE is intilop’s 3rd generation flagship TOE architecture. The highly flexible and scalable architecture offers customers, ability to customize it to suite their specific application.
Intilop Corporation is a pioneer as an advanced networking and custom IP developer, SoC/ASIC/FPGA integrator and engineering services provider for Networking, Network Security, storage and Embedded Systems. They offer silicon proven semiconductor IP and services with comprehensive hardware and software development experience.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Conexant and Cisco sign deal to swap IP for chip sets
- Cisco Invests in Entertainment SOC Platform Provider, Equator Technologies
- Cisco selects nSys for its PCI Express Interface verification
- Wi-LAN Signs Agreement with Cisco; Lawsuit Resolved
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost