DAC: IC design bound for cloud computing
Nicolas Mokhoff, EE Times
(06/17/2010 9:07 AM EDT)
ANAHEIM, CA — Cloud computing for EDA work may still be in the clouds but in three to five years it will occupy up to 20 percent of design transactions between major EDA vendors and their customers.
That conclusion was reached at the Design Automation Conference here where the tone for cloud computing was set by IBM's vice president of innovation. In his Wednesday June 16 keynote Bernie Meyerson predicted that in 5 to 10 years time it will be the dominant medium used by chip designers, "due to IT spending growing at unstainable rates."
"There has been an accelerating and seemingly insatiable need for IT resources, driven by the emergence of the ‘Internet of Things’," said Meyerson. This is forcing even the EDA world to explore emerging compute paradigms, such as cloud computing.
To read the full article, click here
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- Alibaba Cloud Unveils New Server Chips to Optimize Cloud Computing Services
- New Arm-based cloud services from Microsoft highlight the power of choice in computing
- IC Manage Partners with Library Technologies to Accelerate Library Characterization by 100x in the Cloud
- Xiphera's Customisable nQrux™ Confidential Computing Engine Protects Cloud, Edge, and AI Environments
Latest News
- Siemens accelerates integrated circuit design and verification with agentic AI in Questa One
- Weebit Nano achieves record half-year revenue; licenses ReRAM to Tier-1 Texas Instruments
- IObundle Releases Open-Source UART16550 Core for FPGA SoC Design
- Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies
- DNP Invests in Rapidus to Support the Establishment of Mass Production for Next-Generation Semiconductors