FPGA startup Tier Logic folds
Dylan McGrath
7/22/2010 3:16 PM EDT
TierLogic (Santa Clara, Calif.) shut down operations last week, unable to find funding for a series B round, according to Paul Hollingworth, Tier Logic's vice president of sales and marketing.
"Despite the fact that we had only spent less than $20 million, we couldn’t get a lead investor to come in to a series B funding round," Hollingworth wrote in an email to EE Times.
To read the full article, click here
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- Logic Fruit Technologies Elevates FPGA Innovation with AMD Xilinx Premier Partnership
- Tier Logic announces innovative 3D-FPGA technology: low-cost FPGAs & no-risk, timing-exact ASICs
- Nujira licenses its Coolteq.L handset technology to a Tier 1 semiconductor vendor
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory