Foundry model under stress
Mark LaPedus, EE Times
(01/15/2008 6:25 PM EST)
HALF MOON BAY, Calif. — After years of success, the silicon foundry model may be falling apart. Perhaps a better description is that there are growing cracks in the model. In fact, the semiconductor supply chain is headed towards a "collision course," as leading-edge foundries are falling behind Moore's Law and find themselves stretched too thin, according to analysts.
The "collision course" could result in shortages of foundry capacity in the second half of 2008, said Bill McClean, president for IC Insights Inc., at the Industry Strategy Symposium (ISS) here.
(01/15/2008 6:25 PM EST)
HALF MOON BAY, Calif. — After years of success, the silicon foundry model may be falling apart. Perhaps a better description is that there are growing cracks in the model. In fact, the semiconductor supply chain is headed towards a "collision course," as leading-edge foundries are falling behind Moore's Law and find themselves stretched too thin, according to analysts.
The "collision course" could result in shortages of foundry capacity in the second half of 2008, said Bill McClean, president for IC Insights Inc., at the Industry Strategy Symposium (ISS) here.
To read the full article, click here
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Intel Provides Update on Internal Foundry Model
- TSMC Selects Legend's Model Diagnoser for Standard Cell Library Quality Assurance
- HDL Design House announces AT25DF161 VITAL behavioral model
- Carbon Design Systems Adds Co-Simulation Model Library to Expanding System-Level Validation Tool Suite
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory