Evatronix to Showcase its Latest Multimedia IP at DAC
Evatronix will demonstrate the image processing possibilities of its Quad HD/3D Full HD Display Processor with ARM TrustZone® support in a joint booth with ChipStart.
San Francisco, USA – May 29, 2012 - Evatronix SA, provider of digial and mixed-signal IP will demonstrate the possibilities of its latest products for video and audio for advanced mobile multimedia applications – PANTA DP20 Display Processor and MIPI SLIMbus suite - in booth #1810 at DAC in San Francisco, on June 4-6th. In a joint booth with ChipStart, visitors will be able to find out more about the Evatronix products and see some of them in action.
“We’re glad to be able to see so many designers in person to talk about our latest technology,” said Carsten Elgert, Vice President Sales and Marketing at Evatronix. “The multimedia sector is the most rapidly growing area of the semiconductor industry, and with so many innovative functionality in our latest display processor, we want to provide designers with a future-proof solution.”
Evatronix will also have a presentation on the future of display technology, and its representatives will be available for 1-on-1 sessions. If you’re interested in booking such a slot, please follow this link.
ABOUT EVATRONIX
Evatronix develops digital and mixed-signal Intellectual Property (IP) cores with complementary software and supporting application environments. We embrace hardware, software and design services elements to assist our customers in all SoC development stages, from concept to tape-out. Over a period of more than 20 years, Evatronix provided over 500 licenses for 8051, USB, NAND Flash, SDIO and multimedia solutions. We are headquartered in Poland, and employ more than 90 people worldwide.
For more information please visit the company’s web site at www.evatronix.com/ip
Related Semiconductor IP
Related News
- Evatronix Strengthens its Multimedia IP Portfolio with a Complete Series of MIPI SLIMbus Products
- Ausdia Solves Critical Design Flow Gap with OneSource Constraint Translation at DAC 2025
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
Latest News
- UMC Announces Key Changes in Executive Leadership
- Akeana Partners with Axiomise for Formal Verification of Its Cores
- IObundle Promotes IOb-Cache: Premier Open-Source Cache System for AI/ML Memory Bottlenecks
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive