Industry's Highest Capacity SoC Interconnect IP Core from DMP Adopted by eSilicon
April 23, 2014 -- Digital Media Professionals Inc. (DMP), a leading provider of 3D/2D graphics and computing intellectual property (IP) cores, announced today that eSilicon Corporation, a leading independent semiconductor design and manufacturing services provider, has adopted DMP Loputo SoC Interconnect IP. eSilicon chose DMP Loputo IP to develop and deliver next-generation SoCs.
DMP Loputo Interconnect IP supports a unique bus structure based on the concept of the multi-layer interconnection matrix with smart arbiter. DMP Loputo Interconnect IP enables SoC designers to achieve lower, smaller die size and offers the ability to reduce the number of interconnect wires to reduce routing congestion at the back-end place and route phase. DMP Loputo Interconnect IP supports various on-chip protocols such as AMBA AXI and OCP.
“Our ASICs are deployed in a wide range of applications and require superior performance, reliability, and lower SoC costs. After examining the available solutions in the industry, it was clear that DMP delivered SoC Interconnect IP that we needed,” said Gino Skulick, vice president and general manager, IC Solutions at eSilicon. “DMP met our functional and performance requirements, and their reputable technology, IP development expertise and strong customer reputation make them a valued supplier.”
“It is quite obvious that the newest SoCs, designed for applications such as Advanced Driver Assistance System (ADAS) need real-time performance with extremely low latency between critical IP blocks such as CPU, GPU and Vision Processor. SoC Interconnect IP handles high-speed communications between each of the processors and common memory. That is the key factor influencing system performance and cost,” said Tatsuo Yamamoto, CEO, DMP.
“Our Loputo Interconnect is groundbreaking proprietary technology based on the accumulation of GPU expertise and highly advanced SoC development experience. It enables our customers to achieve lower power, smaller die area and easier implementation of complex SoCs.”
About DMP
Digital Media Professionals Inc. (TOKYO: 3652) develops industry leading 2D and 3D graphics solutions for global consumer electronics, mobile, embedded and automotive markets. The company was founded in Tokyo, Japan in 2002 and is currently developing several graphics IP cores based on the Khronos™ Group open standards and DMP’s cutting edge 3D graphics IP “Maestro Technology”
Related Semiconductor IP
- FlexNoC 5 Interconnect IP
- High-scalable, high-performance Interconnect fabric IP with cache coherence support
- Interconnect fabric IP with cache coherence support
- A2B System Interconnect
- High speed NoC (Network On-Chip) Interconnect IP
Related News
- eSilicon Announces Availability of 7nm High-Bandwidth Interconnect (HBI+) PHY for Die-to-Die Interconnects
- Arteris Interconnect IP Selected by VeriSilicon for High-Performance SoC Design
- Digital Media Professionals (DMP) Unveils Next-Generation Edge AI SoC “Di1” Integrating Advanced AI Inference and Precision Real-Time 3D Ranging Engine
- aiMotive Signs License Agreement with Socionext for aiWare NPU IP to Power Next-Gen ADAS SoC
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost