Dillon Engineering Wins ASIC FFT/IFFT IP Contract
August 1, 2006 -- Dillon Engineering won the contract for and delivered a fully custom FFT/IFFT engine to Magellan System Japan. The IP was delivered ready for inclusion in their upcoming ASIC as well as for immediate prototype in a Xilinx Virtex-4 FPGA.
Dillon Engineering today anounced the award of a contract to supply custom FFT IP to Magellan Systems Japan for an ASIC application. DE was selected because of its excellant reputation in the FFT IP market as well as their ability to delivery a full custom FFT/IFFT solution within two weeks.
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- Dillon Engineering Releases Second Generation FFT IP Core
- Further contract successes for new HyperSpeed and HyperLength FFT cores from RF Engines
- Sundance and Dillon Marry Fastest FFT with Fastest Virtex-5 LXT FPGA
Latest News
- Qualitas Semiconductor Secures Strategic IP Licensing Agreement for MIPI Solutions
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing
- Weebit Nano Q2 FY26 Quarterly Activities Report
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data