Dillon Engineering Wins ASIC FFT/IFFT IP Contract
August 1, 2006 -- Dillon Engineering won the contract for and delivered a fully custom FFT/IFFT engine to Magellan System Japan. The IP was delivered ready for inclusion in their upcoming ASIC as well as for immediate prototype in a Xilinx Virtex-4 FPGA.
Dillon Engineering today anounced the award of a contract to supply custom FFT IP to Magellan Systems Japan for an ASIC application. DE was selected because of its excellant reputation in the FFT IP market as well as their ability to delivery a full custom FFT/IFFT solution within two weeks.
Related Semiconductor IP
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Flexible Pixel Processor Video IP
- 1.6T/3.2T Multi-Channel MACsec Engine with TDM Interface (MACsec-IP-364)
- 100G MAC and PCS core
Related News
- Dillon Engineering Releases Second Generation FFT IP Core
- Further contract successes for new HyperSpeed and HyperLength FFT cores from RF Engines
- Sundance and Dillon Marry Fastest FFT with Fastest Virtex-5 LXT FPGA
- DE Releases UltraLong FFT IP Cores for Xilinx FPGAs
Latest News
- EXTOLL collaborates with ERIDAN as a Key Partner for Lowest Power High-Speed SerDes IP on GlobalFoundries’ 22FDX
- Beijing tries to hinder diversification out of China
- Two ways of looking at the U.S. government 10% stake in Intel
- The FOSSI Foundation Announces the release of LibreLane, the successor to OpenLane
- DEEPX Signs 2nm Process Agreement with Samsung Foundry to Develop World’s First On-Device Generative AI Chip ‘DX-M2’