Dillon Engineering Wins ASIC FFT/IFFT IP Contract
August 1, 2006 -- Dillon Engineering won the contract for and delivered a fully custom FFT/IFFT engine to Magellan System Japan. The IP was delivered ready for inclusion in their upcoming ASIC as well as for immediate prototype in a Xilinx Virtex-4 FPGA.
Dillon Engineering today anounced the award of a contract to supply custom FFT IP to Magellan Systems Japan for an ASIC application. DE was selected because of its excellant reputation in the FFT IP market as well as their ability to delivery a full custom FFT/IFFT solution within two weeks.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Dillon Engineering Releases Second Generation FFT IP Core
- Further contract successes for new HyperSpeed and HyperLength FFT cores from RF Engines
- Sundance and Dillon Marry Fastest FFT with Fastest Virtex-5 LXT FPGA
- DE Releases UltraLong FFT IP Cores for Xilinx FPGAs
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers