Dillon Engineering Wins ASIC FFT/IFFT IP Contract
August 1, 2006 -- Dillon Engineering won the contract for and delivered a fully custom FFT/IFFT engine to Magellan System Japan. The IP was delivered ready for inclusion in their upcoming ASIC as well as for immediate prototype in a Xilinx Virtex-4 FPGA.
Dillon Engineering today anounced the award of a contract to supply custom FFT IP to Magellan Systems Japan for an ASIC application. DE was selected because of its excellant reputation in the FFT IP market as well as their ability to delivery a full custom FFT/IFFT solution within two weeks.
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related News
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- Dillon Engineering Releases Second Generation FFT IP Core
- Further contract successes for new HyperSpeed and HyperLength FFT cores from RF Engines
- Sundance and Dillon Marry Fastest FFT with Fastest Virtex-5 LXT FPGA
Latest News
- GUC Monthly Sales Report – March 2026
- Qualitas Semiconductor Licenses 2nm Process-Based MIPI C/D-PHY IP to U.S. Edge AI SoC Company
- Global Semiconductor Sales Increase Substantially in February
- Hardware Root of Trust Essential for AI Chip Integrity
- AI Compute Demand Drives 44% YoY Growth for Top 10 Global Fabless IC Firms in 2025