Codasip RISC-V processors certified up to ASIL-D
Codasip expands functional safety portfolio with TÜV SÜD-certified L735 and L739 RISC-V IPs
Munich, Germany -- October 1, 2025 – Codasip®, the European RISC-V leader, today announced that two of its high-performance embedded processor cores—the Codasip L735 and Codasip L739—have received TÜV SÜD certification for functional safety. The L735 has been certified up to ASIL-B, and the L739 has been certified up to ASIL-D Automotive Safety Integrity Level defined by the ISO 26262 standard.
These certifications confirm that both processor IPs meet the rigorous requirements for functional safety in automotive applications. The L735 and L739 are now ready for integration into systems where demonstration of highest levels of reliability and regulatory compliance are essential.
In addition to functional safety certification, both products are also compliant with ISO/SAE 21434, the international standard for cybersecurity in automotive development, providing confidence that Codasip’s processor IPs can mitigate security risks of today’s connected vehicles.
Built on a certified development process
The L735 and L739 were developed using Codasip’s IP development process, which has been certified as compliant to both ISO 26262 and ISO/SAE 21434 by TÜV SÜD. This foundation ensures that Codasip’s design methodology meets the rigorous demands of safety and cybersecurity from the ground up.
Safety-first design for high-end embedded systems
Both cores are part of the Codasip 700 Family, which features a multi-issue in-order microarchitecture optimized for high-end embedded microcontrollers. The L735 includes safety mechanisms such as error-correcting code on caches and tightly coupled memories, a memory protection unit, and supports RISC-V RERI to provide standardized error reporting. The L739 builds on this foundation with dual-core lockstep, enabling the achievement of ASIL-D hardware metrics.
“Adding more ASIL-B and ASIL-D certifications from TÜV SÜD to our growing automotive CPU portfolio is a major milestone for Codasip and our customers,” said Jamie Broome, Chief Product Officer of Codasip. “It highlights our commitment to delivering a wide range of standard RISC-V processor IP that that meets the safety and security requirements set out in ISO 26262 and ISO/SAE 21434 while enabling innovation in automotive and other safety-related and security markets.”
Designed with Codasip Studio, ready for more
The L735 and L739 were developed using Codasip Studio, Codasip’s processor design automation tool. Studio enables the creation of certifiable processor variants by generating both hardware and software development kits from a single architectural description. This approach ensures consistency and traceability—key requirements in safety-related design.
The 700 Family also supports Bounded Customization, allowing customers to introduce custom instructions and accelerators, which offers a powerful way to differentiate and tune performance for specific workloads.
And of course, CHERI variants are available on both products.
Related Semiconductor IP
- 32-bit Embedded RISC-V Functional Safety Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
Related News
- Andes Technology Unveils the D45-SE RISC-V Processor Targeting ASIL-D Certification
- Codasip Announces Studio 7, Design and Productivity Tools for Rapid Generation of RISC-V Processors
- Codasip Teams Up with Western Digital to Support Adoption of Open-Source Processors
- Codasip Awarded European Union Horizon 2020 Funding for Developing New RISC-V Processors
Latest News
- Analogue Insight IP Group Launches Analogue Insight SAFE in Portland, Oregon to Deliver Certification-Grade Security IP for Next-Gen SoCs and Chiplets
- Codasip RISC-V processors certified up to ASIL-D
- Alphawave Semi Delivers Cutting-Edge UCIe™ Chiplet IP on TSMC 3DFabric® Platform
- Quintauris and Everspin Technologies Partner to Advance Dependable RISC-V Solutions for Automotive
- AccelerComm and Radisys Secure Funding from UK Space Agency for Next Generation 5G Satellites