Broadcom reveals CPU development
Linley Gwennap, Linley Group
EETimes (11/23/2010 1:03 PM EST)
In an exclusive article in Microprocessor Report this week, Broadcom revealed that it has developed a new MIPS-compatible CPU, the BRCM 5000, for its broadband SoCs. This CPU, also known by its code-name Zephyr, is the latest in a series that the company has developed over the past decade under an architecture license from MIPS.
According to Dan Marotta, executive VP and general manager of Broadcom's Broadband Communication Group, these CPUs have been a secret weapon for the company. "Our small but powerful CPU cores enhance the capabilities of our industry-leading digital-home solutions," Marotta said. "As a result, Broadcom processors enable a better consumer experience than products based on commodity off-the-shelf cores." Products using these Broadcom-designed CPUs generate more than $2 billion per year in sales.
The BRCM 5000 is a superscalar CPU that can execute two threads at once. The design is now entering production in 40nm G technology at a clock speed of 1.3GHz. With a rating of 3,000 Dhrystone MIPS, the CPU provides plenty of performance for high-end set-top boxes (STB), digital TVs (DTV), DOCSIS 3 cable modems, and other demanding consumer applications. It appears in products such as the BCM7420.
To read the full article, click here
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Broadcom Announces New Digital Television Solution Supporting Global Connectivity
- U.S. Appeals Court Affirms Jury Verdict That Qualcomm Infringes Two Broadcom Patents
- Broadcom Files Suit Asserting Qualcomm's Licensing Practices Violate U.S. Law
- Broadcom Chooses ARM Cortex-R4 Processor For Next-Generation Blu-Ray Players
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory