ARM Announces 32nm Cortex-A9 Processor Optimizations
Worldâs first 32nm Cortexâ¢- A9 core test chip implemented on Samsung HKMG process using ARM Processor Optimization Pack
SANTA CLARA, Calif.-- November 9, 2010--ARM today announced their newest optimization package for the ARM® Cortexâ¢-A9 processor, targeting Samsung 32nm LP High-K Metal Gate (HKMG) process technology. This ARM Processor Optimization Pack (POP) provides a highly tuned foundation for implementing Cortex-A9 processors in low power, mobile applications. Based on ARM Artisan® optimized logic and memory physical IP, the POP is also supported by implementation knowledge and ARM benchmarking, providing a rich foundation for leading edge System-on-Chip (SoC) designs. The Processor Optimization Pack enables operation over 1 GHz, and is available for immediate licensing from ARM.
âMobile SoC designs are requiring not only low-power but higher performance for the increasing range of applications now available to mobile usersâ
.Earlier this year ARM designed a dual-core test chip implementation of the Cortex-A9 processor targeting Samsungâs 32nm LP process using the Cortex-A9 Processor Optimization Pack, to evaluate the POPâs capabilities. The resulting test chip was manufactured by Samsung; the silicon is functional and now being tested by ARM where operation at up to 1.6GHz under nominal conditions has been observed.
âMobile SoC designs are requiring not only low-power but higher performance for the increasing range of applications now available to mobile users,â said Jay Min, vice president business development for Samsung Foundry and ASIC. âWe are pleased to see the powerful combination of Samsungâs 32nm LP HKMG process with ARM cores and physical IP to provide the highest levels of energy efficiency and performance in next generation SoC platforms.â
âARM has pushed the envelope to deliver a unique enhanced physical IP product that highlights the compelling advantages of Samsung 32nm HKMG technologyâ, says John Heinlein, vice president of marketing, ARM Physical IP Division. âThrough this package, which features ARM Artisan physical IP to accelerate critical paths in the design, we are delivering a platform that enables the most advanced mobile chips in the industryâ
ARM designers will present their experiences from this implementation project at the ARM 2010 Technology Conference, in the session titled âProven Methodologies for Cortex-A9 Implementation >1 GHzâ, held on Tuesday, November 9, 2010, 1:45pm â 2:35pm in Santa Clara, CA.
About ARM
ARM designs the technology that lies at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. ARMâs comprehensive product offering includes 32-bit RISC microprocessors, graphics processors, video engines, enabling software, cell libraries, embedded memories, high-speed connectivity products, peripherals and development tools. Combined with comprehensive design services, training, support and maintenance, and the companyâs broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies. Find out more about ARM by following these links:
â¢ARM website: http://www.arm.com/
â¢ARM Connected Community: http://www.arm.com/community/
â¢ARM Blogs: http://blogs.arm.com/
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- Chartered Extends Technology Development Agreement with IBM to 32nm
- Intel Demonstrates Industry's First 32nm Chip and Next-Generation Nehalem Microprocessor Architecture
- ARM Unveils Cortex-A9 Processors For Scalable Performance and Low-Power Designs
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory