Arasan Announces MIPI DPHY IP Core for TSMC 40uLP Process Targeting IoT
August 152016, San Jose, CA -- Arasan today announced the immediate availability of its MIPI D-PHY IP Core which is fully compliant to the D-PHY specification version 1.1 for the TSMC 40uLP process. It supports the MIPI® Camera Serial Interface (CSI-2) and Display Serial Interface (DSI) protocols. It is a Universal PHY that can be configured as a transmitter, receiver or both. This IP core is specially optimized for area and power, utilizing the lower power supply options of the new uLP process from TSMC on 40nm technology.
TSMC's ultra-low power processes can further lower the operating voltages and hence lowers both active power and standby power consumption, providing significant increase in battery life. The process also enables the integration of radios and FLASH delivering a significant performance and efficiency gain for next-generation intelligent products.
“Arasan has been a contributing member of the MIP Association since 2005 with their introduction of the industry's first CSI, DSI, and DPHY IPs. We continue to expand the industry's largest DPHY IP Portfolio with this announcement for TSMC 40uLP ” said Sam Beal, Marketing Director at Arasan. Out of the total semiconductor growth of $126 billion forecast between 2014 and 2019, $33 billion, or 34%, is expected to be generated by IoT related semiconductors according to PwC.
Availability
Arasan’s D-PHY IP Solution is available now and includes a full PPI digital interface in RTL with the analog GDSII database with deliverables for layout integration. The D-PHY has been ported to over one dozen process nodes. Arasan plans to announce support for USB 2.0 PHY IP Core in 40uLP process later this quarter.
About Arasan
Arasan Chip Systems is a leading provider of Total IP Solutions for mobile and the next generation of Smart applications from home to automobile. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, hardware verification kits, protocol analyzers, software stacks and drivers, and optional customization services for Ethernet, MIPI, PCIe, USB, UFS, SD, SDIO, eMMC, and UFS. Arasan’s Total IP products serve system architects and chip design teams in applications that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.
About TSMC
TSMC manufactures products for various applications covering a variety of computer, communications and consumer electronics market segments.
About the MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. Founded in 2003, the organization has more than 275 member companies worldwide, more than 15 active working groups, and has delivered more than 45 specifications within the mobile ecosystem in the last decade. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP providers, test and test equipment companies, as well as camera, tablet and laptop manufacturers. For more information, please visit http://www.mipi.org.
Related Semiconductor IP
Related News
- Arasan's ultra low power MIPI D-PHY IP achieves ISO26262 Certification
- Arasan announces its next generation of C-PHY/ D-PHY Combo IP Core compliant with the latest MIPI Specifications
- Arasan announces the immediate availability of its ultra-low power MIPI D-PHY IP for the GlobalFoundries 12nm FinFET process node
- Arasan announces the immediate availability of its MIPI D-PHY IP as Tx Only or Rx Only for the GlobalFoundries 12nm FinFET process node
Latest News
- EU DARE Project Is Scrambling to Replace Codasip
- Sofics and Alcyon Photonics Partner to Support Next-Generation Photonic Systems
- QuickLogic Appoints Quantum Leap Solutions as Authorized Sales Representative
- Cadence and NVIDIA Expand Partnership to Reinvent Engineering for the Age of AI and Accelerated Computing
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud