DOLPHIN Integration unique actor for Application Engineering of Silicon IP
Grenoble, France, August 20, 2010 -- The complexity of Systems-on-Chip tends to obscure their crucial connections to physical peripherals around it. The leader of Silicon IP for High Resolution converters is facing the difficulties of system peripherals for Audio and Measurement, with a new breed of Application Engineers. They address the all-too-often ignored expenses of performance losses due to connections and their Bill-of-Material increases.
The Silicon IP provider is accompanying their customers to ensure a safe and fast integration of high resolution ViCs in their SoC, with innovative support from Field Application Engineers and with new types of deliverables: models, templates… Specific care must be taken when embedding high resolution Analog Front-Ends in a SoC. Indeed, even if the CODEC of an audio application has a SNR of 95 dB, the final performance, once embedded in a SoC and together with its application schematics, can be degraded up to 20 dB due to disturbances on both the power and clock networks. One of the solutions sometimes envisioned is to overestimate the performance of each component in order to guarantee the performance of the final system. Wrong expectation: a spoiled power supply will anyhow degrade the overall SNR whatever the SNR of the codec!
For several years now, Dolphin’s Application Engineers have acquired a deep understanding of critical issues on so called hot spots of designs and mastered the modeling of application schematics to secure them by simulation. A combination of novel Integration Hardware Models (IHM within SoCs) and Application Hardware Models (AHM within PCBs) can rely on the unique multi-level, Logic and mixed signal, simulator SMASH.
Custom Training Packages (CTP) now ensure sufficient transfer of know-how on modeling. SoC design teams are now offered the keys to reduce Time-to-Market and yield by releasing right-on-first-pass products. Furthermore, application engineers of Fabless Suppliers of SoCs can properly support their own customers.
For more information on the training program and the course description, contact the product manager Nathalie Dufayard at solutions@dolphin-integration.com.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control. For more information about Dolphin, visit: www.dolphin.fr/eda
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Silvaco Announces Immediate Availability of Production Ready Mixel MIPI PHY IP, Strengthening its Comprehensive Silicon IP Offering
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- Andes Technology Steps Up to Premier Membership in RISC-V International; Greatly Expanding its U.S. R&D and Field Application Engineering Staffing
- Signature IP Extends Global Footprint to Israel with Local Sales and Application Engineering Presence
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory