Analog Drives Processor Architecture
Nick Flaherty, Embedded Editor, EE Times Europe
10/3/2013 11:36 AM EDT
The recent port of a number of mixed signal interface IP blocks to 20nm by Synopsys Inc raises some fascinating questions on the microprocessor ecosystem. In days gone by, analog was well behind the curve. Now, USB, DDR, PCI Express, and MIPI PHY interfaces are available at what is pretty much the leading edge.
The Synopsys' EM family provides highly configurable cores where instructions can be added to accelerate specific applications -- ideal as the controller for memory or an interface that doesn't have to worry about running an operating system. This makes them well suited to the interfaces that have been ported to TSMC's 20SoC process.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- USB Full Speed Transceiver
- USB Super-speed+ PHY
- USB PHY Solution
Related News
- CEVA NeuPro-M Edge AI Processor Architecture Recognized at EE Awards Asia 2022
- The Future of Mobility: Fraunhofer IPMS drives the Revolution in Vehicle Architecture
- RED Semiconductor announces VISC™ licensable high performance processor architecture for RISC-V
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
Latest News
- Socionext and Innatera Introduce Integrated 60 GHz FMCW Radar and Neuromorphic Edge AI for Human Presence Detection
- MIPI Specifications for Embedded Audio, Ambient AI, Smart Camera, IoT and Medical to be Featured at 2026 embedded world Exhibition & Conference
- M31 Validates MIPI M-PHY v5.0 IP on 4nm, Advances 3nm Development to Enable UFS 4.1 Applications
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security