Acacia Communications Adopts Cadence Palladium Z1 Enterprise Emulation Platform to Accelerate Optical Networking Development
Palladium Cloud’s scalability and ease of deployment enables Acacia to meet its capacity needs while accelerating ASIC development
SAN JOSE, Calif. -- June 19, 2019 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Acacia Communications, Inc. has adopted the Cadence® Palladium® Z1 Enterprise Emulation Platform to accelerate the development of its DSP ASICs for optical networking applications. Using Palladium Z1 emulation technology, Acacia was able to accelerate execution by months over the traditional simulation-only approach for ASIC verification. With Cadence’s cloud-based usage model, Acacia was able to compile the full multi-hundred-million gate digital content for the platform locally, upload the image, and run tests of thousands of frames across many modes of operation in overnight regressions via the Palladium Cloud.
For more information on the Palladium Z1 emulation platform, please visit www.cadence.com/go/PalladiumZ1.
Acacia selected the Palladium Z1 platform for the development of its DSP ASICs due to the platform’s ability to execute synthesizable models at speeds far greater than classic simulation, enabling Acacia to execute tests that were not previously possible, while also helping ensure that the ultra-low-power requirements were being met.
“In order to build a high-performance, low-power optical module, we needed a solution that could accommodate designs of up to 650M gates,” said Jon Stahl, director of ASIC at Acacia Communications. “The Cadence Palladium Z1 Enterprise Emulation Platform was the best choice, meeting our complex requirements for our DSP ASIC development. The Palladium Z1 platform proved to be easy to adopt, manage and scale, providing our engineering teams with the ability to deliver high-quality, innovative designs while adhering to tight deadlines. In particular, we found the cloud-based model, the debug features, and the top-notch support, to be compelling reasons to choose this solution.”
The Palladium Z1 Enterprise Emulation Platform is part the Cadence Verification Suite, comprised of best-in-class core engines, verification fabric technologies and solutions that increase verification throughput. The Verification Suite supports the Cadence Intelligent System Design strategy, enabling SoC design excellence.
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Cadence Ushers in New Era of Datacenter-class Emulation with Palladium Z1 Enterprise Emulation Platform
- Fujitsu Adopts Cadence Palladium Z1 Enterprise Emulation Platform for Post-K Supercomputer Development
- Cavium Deploys the Cadence Palladium Z1 Enterprise Emulation Platform
- Cadence Palladium Z1 Enterprise Emulation Platform Enables GUC to Accelerate SoC Design
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory