Xelic Announces 40G I.4/I.7 EFEC Core
August 13, 2012 – Xelic, a leading provider of Optical Transport Networking (OTN) intellectual property is pleased to announce the immediate availability of their XCO23EFEC47 core. This core provides 40G or 4 x 10G Enhanced Forward Error Correction (EFEC) capability that is compatible with ITU-T G.975.1 Appendix I.4 and I.7 and is interoperable with other industry standard EFEC implementations.
Both the ITU-T G709 I.4 and I.7 compliant schemes provide a higher coding gain (about 7.9dB @ 10-12 BER) than the standard RS(255, 239) (about 5.4dB @ 10-12 BER) for gaussian error distributions while maintaining the standard 7% (16:239) parity:data overhead ratio.
“This core includes both of the leading EFEC solutions for 10G and 40G in a single implementation. This core was designed with a 128-bit datapath and resource sharing is used to provide a very efficient implementation without sacrificing performance” said Mark Grabosky, founding partner and Director of Engineering at Xelic.
This core can be programmed for 4x10G (OTU2) or 40G (OTU3) operation and has support for OTL3.4 statistics. The core is fully compatible with XCO23 40G/4x10G OTN Framer Core and our XCO23AU OTN Multilane interface core which provides OTL3.4 and 4x10 frame alignment functionality.
In 4x10G mode, the XCO23EFEC47 codec can process 4 streams of OTU2. The XCO23EFEC47 decoder performs bit correction in each individual channel and provides the statistical counts for each stream. Each stream can be independently programmed to perform the I.4 or I.7 algorithm.
In 40G mode, the XCO23EFEC47 codec can process 1 stream of OTU3. The XCO23EFEC47 decoder performs bit correction and provides the statistical counts for both OTU3 data stream as well as OTL3.4 .
To learn more about Xelic’s IP products visit www.xelic.com, Email information@xelic.com or call 585-383-5640.
Related Semiconductor IP
- oFEC Encoder and Decoder
- Multi-channel DVB-C / J83 FEC encoder
- DVB-Satellite FEC Decoder
- JESD204 CYCLIC FEC IIP
- FEC RS (544,514) IIP
Related News
- Spirent Communications Selects Xilinx Virtex-II Platform FPGAs for 40G Optical Transport Analyzer
- Avalon Microelectronics Delivers 40G SFI-5 IP Core to Avici Systems Inc.
- Avalon Microelectronics Announces Availability of 40G SONET/SDH Framer/Mapper/Pointer Processor
- Fiberhome of China selects Avalon Microelectronics for 40G IP
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs