3D ICs without TSVs?
Ron Wilson, EETimes
8/30/2011 8:46 PM EDT
Two assumptions have become accepted truths in SoC planning: first, that the way forward involves 3DICs; and second, that 3DICs require through-silicon vias (TSVs.) One result has been a tremendous focus on the challenges of TSVs, and a growing realization of just how formidable those problems really will be in production. But what if the first assumption is true and the second one is false? One of the hottest water-cooler topics at Semicon West this year was a PowerPoint pitch from a new venture called MonolithIC 3D. In it, the company argued exactly this point.
To read the full article, click here
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- GLOBALFOUNDRIES Demonstrates 3D TSV Capabilities on 20nm Technology
- GUC Announces 2.5D and 3D Multi-Die APT Platform for AI, HPC, Networking ASICs
- Siemens automates 2.5D and 3D IC design-for-test with new Tessent Multi die solution
- The Importance of 3D IC Ecosystem Collaboration
Latest News
- JEDEC® Announces Updates to Universal Flash Storage (UFS) and Memory Interface Standards
- SambaNova Abandons Intel Acquisition, Raises Funding Instead
- Tensor and Arm partner to deliver AI-defined compute foundation for world’s first personal robocar
- 10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology