3D ICs without TSVs?
Ron Wilson, EETimes
8/30/2011 8:46 PM EDT
Two assumptions have become accepted truths in SoC planning: first, that the way forward involves 3DICs; and second, that 3DICs require through-silicon vias (TSVs.) One result has been a tremendous focus on the challenges of TSVs, and a growing realization of just how formidable those problems really will be in production. But what if the first assumption is true and the second one is false? One of the hottest water-cooler topics at Semicon West this year was a PowerPoint pitch from a new venture called MonolithIC 3D. In it, the company argued exactly this point.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- GLOBALFOUNDRIES Demonstrates 3D TSV Capabilities on 20nm Technology
- GUC Announces 2.5D and 3D Multi-Die APT Platform for AI, HPC, Networking ASICs
- Siemens automates 2.5D and 3D IC design-for-test with new Tessent Multi die solution
- The Importance of 3D IC Ecosystem Collaboration
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost