High Channel Count DMA IP Core for PCI-Express
The High Channel Count (HCC) DMA IP core for PCI-Express is a PCIe Endpoint with multiple industry standard AXI Interfaces.
- PCI Express
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
High Channel Count DMA IP Core for PCI-Express
The High Channel Count (HCC) DMA IP core for PCI-Express is a PCIe Endpoint with multiple industry standard AXI Interfaces.
Dolphin Design offers a Reusable Power Kit Library, toward three objectives: To standardize and ease Power Management Network int…
Switching regulator, inductor-based, PWM mode, high efficiency
Dolphin Design offer a Reusable Power Kit Library toward three objectives: To standardize and ease Power Regulation Network integ…
32-bit High Performance Single/Multicore RISC Processor
The CC100-C processor is a synthesisable Verilog model of a high performance 32-bit RISC processor.
Next generation CMOS image sensor interface SLVS-EC is the next-generation, high-speed interface for high-resolution CMOS image s…
IP
IP
IP
IP
2-channel capacitor-free LDO total solution
IP
Power regulator - SMIC 180nm Logic
IP
The CMS0071 ISDB-S3 Demodulator is a high-performance (A)PSK demodulator core intended for ARIB STD-B44 ISDB-S3 wide band digital…
The Commsonic CMS0070 ISDB-S3 Modulator with integrated LDPC encoder has been designed specifically to address the requirements o…
6 track Ultra High Density standard cell library at TSMC 55 nm
Foundry Sponsored, TSMC 55 LeFP, SESAME uHD for ultra high-density logic design thanks to 6-track cells combined with pulsed latc…
Comparator with low-quiescent Hysteresis
qCMPH-LP-RR-[1.62-3.63].01 is designed to extract data from the RF waveform in normal mode operation or to detect the waveform am…
Linear regulator, low-noise optimized for sensitive analog loads such as CODEC and Reference
-
Linear regulator, low-noise optimized for sensitive analog loads such as CODEC and Reference
-
Linear Regulator, Low-noise optimized for sensitive application such as RF or PLL blocks
-
Ncore Cache Coherent Interconnect IP
High-bandwidth, low-latency network-on-chip (NoC) interconnect for rapid modular innovation.
Silicon agnostic Ethernet MAC IP for lower speeds from 10M to 2.5G Ethernet MAC 10M/100M/1G/2.5G IP is a solution that enables th…