SpaceWire link controller with SpaceWire RMAP support and AMBA host interface
The GRSPW2 core implements a SpaceWire link controller with SpaceWire RMAP support and AMBA host interface.
- Spacewire
- Fully validated on silicon
- Now
- ECSS-E-50-12
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
SpaceWire link controller with SpaceWire RMAP support and AMBA host interface
The GRSPW2 core implements a SpaceWire link controller with SpaceWire RMAP support and AMBA host interface.
Pipelined High Performance Configurable Microcontroller
The DP80390XP is an ultra high performance, speed optimized soft core of a single-chip 8-bit embedded controller, intended to ope…
Pipelined High Performance Microcontroller
The DP80390CPU is an ultra high performance, speed optimized soft core, of a single-chip 8-bit embedded controller, intended to o…
ATA-7 (UDMA 133) Target Interface
This is a ATA-7 compliant device interface core used for interfacing custom devices to IDE controller.
A compact low power and scalable IP core which provides a simple, firmware-friendly cost-effective Physical Link interface for Mu…
A compact low power and scalable IP core which provides a simple, firmware-friendly cost-effective Physical Link interface for me…
Implementation of the new WPAN security standard for MBOA MAC requires the NIST standard AES cipher in CTR and CBC modes (a.k.a.
Phase Locked Loop (PLL) Frequency Synthesizer Core
For general purpose Phase Locked Loops (PLL), ASIC designers have to rely on analog VCOs until today.
This high performance core is a full featured Forward Error Correction encoder and decoder, specially designed for high speed opt…
Application Adaptive Processor
A2P is a flexible processor architecture based on an “fine-grain” microarchitecture configurability and an expandable instruction…
Quad Voice CODEC compliant to ITU-T G.712
Cologne Chip’s IP core C3-CODEC-G712-4 consists of four voice CODECs for telephony applications in compliance with ITU-T recommen…
UMC L130SP 130nm Deskew PLL - 59MHz-295MHz
The Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
UMC L130HS 130nm Deskew PLL - 80MHz-400MHz
The Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
A , easy to integrate and cost-effective IP core featuring SD/SDIO/MMC Host Controller Interface for SoC/PDA applications that co…
Master and Slave SPI Bus Controller
The Serial Peripheral Interface (SPI) allows high-speed synchronous serial data transfer between microprocessors / microcontrolle…
32-bit RISC Processor To Deliver High Performance In Low-Cost Microcontroller Applications
The Cortex-M3 processor is specifically developed to enable partners to develop high-performance, low-cost platforms for a broad …
Implementation of the new WPAN security standard (802.15.3) requires the NIST standard AES cipher in CTR and CBC modes (a.k.a.
TSMC CLN90GT 90nm DDR DLL - 212MHz-1060MHz
The DDR DLL uses a reference clock to establish a time base in order to delay arbitrary (nonperiodic) strobe signals by precise f…
TSMC CLN90GT 90nm DDR DLL - 159MHz-795MHz
The DDR DLL uses a reference clock to establish a time base in order to delay arbitrary (nonperiodic) strobe signals by precise f…
TSMC CLN90GOD 90nm DDR DLL - 172MHz-860MHz
The DDR DLL uses a reference clock to establish a time base in order to delay arbitrary (nonperiodic) strobe signals by precise f…