UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
Understand the role of the UCIe D2D Adapter in enabling reliable, scalable, multi-protocol die-to-die communication for chiplet architectures.
Vendor:
Xilinx, Inc.
Category:
Protocol Bridge
Zynq Bus Functional Model (BFM)
The ability to purchase Zynq BFM has been discontinued as of December 1, 2016.
Overview
The ability to purchase Zynq BFM has been discontinued as of December 1, 2016. The existing AXI-BFM licenses will work perpetually in releases through 2016.4, but will not be supported after the Vivado 2016.4 release.
Zynq BFM will be replaced by Xilinx Zynq Verification IP in CY2017. For more information please contact your Local Xilinx Sales Contact.
Zynq BFM will be replaced by Xilinx Zynq Verification IP in CY2017. For more information please contact your Local Xilinx Sales Contact.
Key features
- Pin compatible and Verilog Based simulation model
- Supports all AXI interfaces
- AXI 3.0 compliant
- Sparse memory model (for DDR) and a RAM model (for OCM)
- Verilog task-based API
- Delivered in Vivado® Design Suite
- Blocking and non-blocking interrupt support
- Requires license to AXI BFM models
Specifications
Identity
Part Number
EF-AXI-BFM
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Protocol Bridge IP core
Script/simulation approach speeds SoC verification
Script/simulation approach speeds SoC verification
A comparison of Network-on-Chip and Busses
This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures
Synthesizable verification IP speeds design cycle
Synthesizable verification IP speeds design cycle
Synthesizable Verification IP
Synthesizable Verification IP
IP Core for an H.264 Decoder SoC
This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.
Frequently asked questions about Protocol Bridge IP cores
What is Zynq Bus Functional Model (BFM)?
Zynq Bus Functional Model (BFM) is a Protocol Bridge IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.