UFS or NVMe in Smartphone? See Apple's answer!
Eric Esteve
Vendor:
Logic Design Solutions
Category:
NVMe Controller
NVME Host Kintex IP
The LDS NVME HOST IP has been done for beginners and expert in NVMe to drive NVMe PCIe SSD.
Overview
The LDS NVME HOST IP has been done for beginners and expert in NVMe to drive NVMe PCIe SSD.
The register file interface simplify the management of the IP for CPU interface or State Machine interface using AXI bus:
- PCIe RP and EP register configuration is done automatically.
- NVMe register configuration is done automatically.
- Able to manage 8 Name Spaces.
- Able to manage until 16 IO Queue to fit specific user requirement. Each IO Queue is independent.
- Able to manage 512Bytes or 4096Bytes sector size.
- Able to run nearly all Admin command in parallel of IO Queue.
- Many IO command already pre-defined to ease use of the IP.
- Configurable IO Queue buffer size to fit user memory requirement in case of small density FPGA: 32KB, 64KB, 128KB or 256KB.
- Able to read all PCIe RP and EP registers.
- Easy connection to embedded Root Port PCIe IP through AXI bus.
The source code format is available for ease of customization. The customization can be done by Logic Design Solutions and DO254 documentation is available on request.
This IP can be customized according to specific needs (application-specific requirement). Any other pre-designed functions can be integrated into the FPGA. FPGA density and I/O requirements can be defined according to customer specification.
Block Diagram
NVME-HOST-IP KINTEX 7 KC705 block diagram
Applications
- Embedded recording.
What’s Included?
- Source code.
- Encrypted source code.
Specifications
Identity
Part Number
NVME-HOST-IP KINTEX 7 KC705
Vendor
Logic Design Solutions
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
FRANCE
Learn more about NVMe Controller IP core
NVMe powers SSDs in the enterprise
With the emergence of non-volatile memory express (NVMe), a scalable host controller interface specifically developed for PCIe SSDs, and a supporting ecosystem plus dedicated devices such as NVMe programmable flash controller chips, the potential of PCIe SSDs for enterprise computing applications can be fully realized.
Controller Memory Buffer (CMB): NVMe 2.0’s On-Controller Memory Feature
Non-volatile Memory Express (NVMe) has become the dominant interface protocol for high-performance storage devices. As workloads demand ever-lower latencies, the NVMe specification has evolved with features that reduce data-path overhead. One such feature is the Controller Memory Buffer (CMB), which exposes on-controller memory directly to the host system.
NVMe Emerges as Memory Independent
Ron Neale
NVMe 2.0 Explained: What’s New and Why It Matters
This post explores what is new in NVMe 2.0, why these additions matter, and how they impact storage architects, implementers, and verification teams.
NVMe host IP for computing accelerator
NVM Express (NVMe) SSDs are well adopted by the storage industry. It delivers high performances in term of IOPS, throughput and latency. It comes with a various range of capacity and form factors including PCIe Add-In-Card, 2.5" U.2, M.2 and recently as a single BGA chip.
Frequently asked questions about NVMe Controller IP cores
What is NVME Host Kintex IP?
NVME Host Kintex IP is a NVMe Controller IP core from Logic Design Solutions listed on Semi IP Hub.
How should engineers evaluate this NVMe Controller?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this NVMe Controller IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.