Vendor: SmartDV Category: Test / Debug

Xccela Flash Memory Model

Xccela Flash Memory Model provides an smart way to verify the Xccela Flash component of a SOC or a ASIC.

Overview

Xccela Flash Memory Model provides an smart way to verify the Xccela Flash component of a SOC or a ASIC. The SmartDV's Xccela Flash memory model is fully compliant with standard Xccela Flash Specification and provides the following features. Better than Denali Memory Models.

Xccela Flash Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Xccela Flash Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Supports Xccela Flash memory devices like MT35X_QLJW_U_256_ABA/ MT35X_QLKA_L_01G_BBA/ MT35X_QLKA_U_02G_CBA from all leading vendors
  • Supports 100% of Xccela Flash protocol Standards.
  • Supports all the Xccela Flash commands as per the specs.
  • Supports Single and double transfer rate (SDR/DDR)
  • Supports following protocols
    • Octal DDR protocol
    • Extended-SPI protocol with octal commands
  • Supports Execute-in-place (XIP).
  • Supports volatile and nonvolatile configuration settings.
  • Supports software reset.
  • Supports 3-byte and 4-byte addressing modes
  • Supports 64-byte OTP area outside main memory.
    • Readable and user-lockable
    • Permanent lock with Program OTP commands
  • Supports Program/Erase/Suspend operation.
  • Supports the following Erase capability
    • Bulk erase
    • Sector erase 128KB uniform granularity
    • Subsector erase 4KB, 32KB granularity
  • Supports security and write protection
    • Volatile and nonvolatile locking and software write protection
    • Nonvolatile configuration locking
    • Password protection
    • Hardware write protection
    • CRC
  • Supports all types of timing and protocol violation detection.
  • Constantly monitors Xccela Flash behavior during simulation.
  • Protocol checker fully compliant with Xccela Flash Specification.
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in functional coverage analysis.
  • Supports Callbacks, so that user can access the data observed by monitor.

Block Diagram

Xccela Flash Memory Model block diagram

Benefits

  • Faster testbench development and more complete verification of Xccela Flash designs.
  • Easy to use command interface simplifies monitor control and configuration.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the Xccela Flash testcases.
  • Examples showing how to connect and usage of Model.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
Xccela Flash Memory Model
Vendor
SmartDV
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV
HQ: India

Learn more about Test / Debug IP core

Keeping Pace with CXL Specification Revisions

As the Compute Express Link® (CXL®) specification rapidly evolves, so too must the tools and infrastructure used to verify designs built around it. Maintaining verification IP (VIP) that keeps pace with new specification revisions is no small task, particularly when dealing with major version shifts like the transition from CXL 2.0 to 3.0.

SmartDV Licenses SDIO IP Family to Ranix for V2X Products

To meet RANiX’s unique design goals, SmartDV will customize the IP to go beyond the standard SDIO functionality—thereby empowering RANiX to differentiate from their competitors. SmartDV will also provide RANiX with the requisite support and documentation to achieve ASIL certification for ISO 26262.

SmartDV Rolls Out Multi-Phase Expansion Plan

SmartDV™ Technologies, provider of flexible, customizable semiconductor design IP (intellectual property) and verification solutions, has expanded engineering operations beyond its headquarters in Bengaluru with the opening of a new office space in Coimbatore, Tamil Nadu, India.

Frequently asked questions about SerDes Test / Debug IP cores

What is Xccela Flash Memory Model?

Xccela Flash Memory Model is a Test / Debug IP core from SmartDV listed on Semi IP Hub.

How should engineers evaluate this Test / Debug?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Test / Debug IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP