Overview
A radiation-hardened TSMC 130nm Wirebond I/O Library with 3.3V GPIO, 3.3V LVDS TX & RX, 3.3V I2C ODIO, 3.3V Analog cell, OTP cell, and associated ESD.
Key attributes of this silicon-proven, radiation hardened I/O library include an extended operational temperature range (-50C to 200C), a sleep retention mode, and a built in power regulation PMOS device for core VDD. The GPIO cell can be configured as input, output or open drain with an optional internal 60K ohm pull up or pull down resistor and a selectable Schmitt trigger. Cells for IO core power and ground with built in ESD are included. 3.3V LVDS transmit receive cells, along with 3.3V programming, 3.3V I2C/SMBUS open drain and analog cells (and associated ESD) complement the GPIO offering. The library is enriched with feed through, filler, corner and domain break cells to allow for flexible pad ring construction. ESD design levels are 2KV HBM and 500V CDM.
Operating Conditions GPIO Block Diagram
| Parameter |
Value |
| VDDIO |
3.3V |
| Core VDD |
1.5V |
| BEOL |
1P8M_6x1z |
| Temperature |
-50C to 200C |
| Cell Size |
140um x 235um |
| Pitch |
140um single |
| ESD |
2kV HBM & 500V CDM |
Cell Summary
| Cell Type |
Feature |
| Supply/ESD |
3.3V; 1.5V; GND |
| GPIO |
50MHz (15pF) |
| I2C ODIO |
3.3V |
| LVDS |
3.3V TX & RX |
| Analog |
3.3V |
| OTP |
3.3V |
| Break Cells |
VDDIO, VDD |
| Filler Cells |
1um, 5um digital & analog |
Learn more about GPIO IP core
Certus Semiconductor’s I/O libraries for TSMC’s 22nm ultra-low leakage (22ULL) and 22nm ultra-low power (22ULP) technologies offer robust, high-performance solutions tailored to a wide range of SoC designs — from ultra-low power IoT nodes to demanding consumer and automotive systems. Whether you need low leakage, high drive strength, or analog compatibility, our production-proven IP covers it all.
For over a decade, Sofics has collaborated with CERN, the European Organization for Nuclear Research. Sofics has delivered advanced GPIO cells tailored for radiation-hardened applications, supporting CERN’s groundbreaking particle physics experiments.
This paper provides a complete solution to the GPIO Verification for any SoC. GPIO interface is available in every ASIC. To avoid duplicate efforts and (save) time to verify the GPIO interface, we have produced this Generic GPIO verification suite. It is a UVM-based verification environment, with all the necessary subcomponents that are required to verify any GPIO design.
Most chips live an easy life with room temperature, clean power and a steady supply. The chips in this article do not. They sit inside nuclear reactors, ride on satellites and work next to particle beams, where a single stray particle can corrupt data or destroy a device.
One of the critical problems in today’s computing is that transporting data can be more costly in energy and time than computing. With the growing complexity of AI models, SoC designers have shifted their focus toward optimizing memory hierarchies, increasing bandwidth in interconnects, and architecting based on workloads for improved efficiency.
To complete our task as engineers we rely on the tools we use. We collaborated with Siemens EDA solutions back in 2025 on a webinar about how we use their tools to develop our designs and layouts.
