Altera Adds Post-Quantum Security to Agilex 3 and Agilex 5 FPGAs
PQC-enabled Secure Boot and Secure Device Manager Help Protect IP, Strengthen System Security, and Support Long-life Designs
Vendor:
Altera
Category:
Channel Coding
Viterbi Intel® FPGA IP Core
The Viterbi Intel FPGA IP core generates high-performance, soft-decision Viterbi intellectual property (IP) functions that implem…
Overview
The Viterbi Intel FPGA IP core generates high-performance, soft-decision Viterbi intellectual property (IP) functions that implement a wide range of standard Viterbi decoders.Viterbi decoding (also known as maximum likelihood decoding or forward dynamic programming) is the most common way of decoding convolutional codes by using an asymptotically optimum decoding technique. In its basic form, Viterbi decoding is an efficient, recursive algorithm that performs an optimal exhaustive search. A convolutional encoder and Viterbi decoder are typically used together to provide error correction over a noisy channel. For example, a communications channel.
Key features
- High-speed parallel architecture with
- Performance of over 240 Mbps
- Fully parallel operation
- Enhanced block decoding and continuous decoding
- Low-speed to medium-speed, hybrid architecture
- Configurable number of add compare and select (ACS) units
- Memory-based architecture
- Wide range of performance and logic area
- Fully parameterized Viterbi decoder, including:
- Number of coded bits
- Constraint length
- Number of soft bits
- Traceback length
- Polynomial for each coded bit
- Variable constraint length
- Modulation support
- Trellis coded modulation (TCM) option
- Simulation and verification
- VHDL testbenches to verify the decoder
- Intellectual property (IP) functional simulation models for use in Intel FPGA-supported VHDL and Verilog HDL simulators
- Interfaces and tools
- Avalon® streaming interfaces
- DSP Builder for Intel FPGAs
Specifications
Identity
Part Number
Viterbi Intel® FPGA IP Core
Vendor
Altera
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Channel Coding IP core
Altera Expands DDR5 Memory Support Across Agilex FPGA Portfolio
Broad DDR5, LPDDR5 and LPDDR5X-compatible memory support gives developers more bandwidth, greater flexibility and improved supply resilience
Altera Introduces Next-Generation Agilex 9 Direct RF-Series SoC FPGA to Power the Future of High-Performance RF Systems
New solution addresses growing demands for bandwidth, flexibility, and real-time processing across aerospace, defense, and advanced communications systems
Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
FPGA AI Suite Delivers a New Spatial Architecture that Maps AI Algorithms Directly onto Agilex® Silicon
Altera and Arm Collaborate to Deliver Efficient, Programmable Solutions for AI Data Centers
Altera’s established FPGA footprint in data center infrastructure combines with the Arm AGI CPU to enable scalable, high-performance AI data center platforms
Altera Advances FPGA-Based Physical AI for Robotics and Edge Applications
Altera Agilex FPGAs power real-time, deterministic physical AI for robotics, industrial vision, and edge applications. The adaptable platforms integrate AI acceleration and control to deliver scalable, low-power performance for safety-critical systems.
Frequently asked questions about Channel Coding IP cores
What is Viterbi Intel® FPGA IP Core?
Viterbi Intel® FPGA IP Core is a Channel Coding IP core from Altera listed on Semi IP Hub.
How should engineers evaluate this Channel Coding?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.