Designing DDR3 SDRAM controllers with today's FPGAs
This article outlines the major differences between DDR3 and DDR2 SDRAM architecture and reviews them in the context of an FPGA-based reference design tested in hardware at 800 Mbps.
Vendor:
Xilinx, Inc.
Category:
Video Processing
Video Mixer
The Xilinx® LogiCORE™ IP Video Mixer enables users to mix video layers.
Overview
The Xilinx® LogiCORE™ IP Video Mixer enables users to mix video layers. The LogiCORE is successor to LogiCORE On-screen Display currently in maintenance mode. Each layer can be up to 4K resolution and allows mixing of up to 8 streaming or memory layers. An additional layer for logo insertion is allowed from block ram.
Key features
- Supports (per pixel) alpha-blending of eight video/graphics and logo layers
- Optional logo (in block RAM (BRAM)) layer with color transparency support
- Layers can either be memory mapped AXI4 interface or AXI4-Stream
- Provides programmable background color
- Provides programmable layer position and size
- Provides scaling of layers by 1x, 2x, or 4x
- Optional built-in color space conversion
- Supports RGB, YUV 444, YUV 422, YUV 420
- Supports 8, 10, 12, and 16 bits per color component input and output on stream
- interface, 8-bit and 10-bit per color component on memory interface
- Supports spatial resolutions from 64 × 64 up to 4,096 × 2,160
- Supports 4K 60 fps in all supported device families
Specifications
Identity
Part Number
EF-DI-VID-MIX
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Video Processing IP core
Implementing LTE on FPGAs
Here's a review of the LTE algorithms and a practical implementation on a Xilinx FPGA. The reference design is tested using multiple video stream with varying encoding rates.
A configurable FPGA-based multi-channel high-definition Video Processing Platform
This paper describes an FPGA-based high-definition video processing platform. The platform supports a wide range of applications including flat-panel TV, projection TV and video monitor.
Configurable Processors for Video Processing SOCs
Configurable Processors for Video Processing SOCs
FPGA-based video surveillance comes of age
Programmable FPGA devices are the perfect choice for interfacing with multiple high-resolution image sensors simultaneously...
Picking the right MPSoC-based video architecture: Part 1
A look at the design of multiprocessor systems-on-chips (MPSoCs) for video applications and how to optimize them for computational power and real-time performance as well as flexibility. Part 1: Architectural approaches to video processing
Frequently asked questions about Video Processing IP
What is Video Mixer?
Video Mixer is a Video Processing IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Video Processing?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.