Designing DDR3 SDRAM controllers with today's FPGAs
This article outlines the major differences between DDR3 and DDR2 SDRAM architecture and reviews them in the context of an FPGA-based reference design tested in hardware at 800 Mbps.
Vendor:
Xilinx, Inc.
Category:
Video Processing
Video In to AXI4-Stream
Included at no additional charge with ISE software.
Overview
Included at no additional charge with ISE software.
Xilinx Video in to AXI4-Stream IP core enables video designers to quickly and easily connect external video signals to video processing blocks that use AXI4-Stream.
The Video In to AXI-4 Stream LogiCORE™ IP core converts common parallel video signals (such as from a DVI PHY) to an AXI4-Stream interface. The input video signals must have data, clock, DE, sync signals (Vsync and Hsync) and/or blanking signals (Vblank and Hblank). The AXI4-Stream interface signals are compliant to the AXI4-Stream Video Protocol as defined in the AXI Reference Guide (UG761), and as is implemented on most Xilinx Video IP cores. This enables video designers to quickly and easily connect an external video source to subsequent processing blocks that use a video protocol on the AXI4-Stream interface (such as Xilinx Video IP). This core works in conjunction with the Xilinx Video Timing Controller (VTC) core to detect characteristics of the incoming video format that can be read by a system processor and used to configure subsequent processing blocks. Source code is provided with the core to allow customers to adapt the core to work with unique video signals that may not already be included in the core.
Xilinx Video in to AXI4-Stream IP core enables video designers to quickly and easily connect external video signals to video processing blocks that use AXI4-Stream.
The Video In to AXI-4 Stream LogiCORE™ IP core converts common parallel video signals (such as from a DVI PHY) to an AXI4-Stream interface. The input video signals must have data, clock, DE, sync signals (Vsync and Hsync) and/or blanking signals (Vblank and Hblank). The AXI4-Stream interface signals are compliant to the AXI4-Stream Video Protocol as defined in the AXI Reference Guide (UG761), and as is implemented on most Xilinx Video IP cores. This enables video designers to quickly and easily connect an external video source to subsequent processing blocks that use a video protocol on the AXI4-Stream interface (such as Xilinx Video IP). This core works in conjunction with the Xilinx Video Timing Controller (VTC) core to detect characteristics of the incoming video format that can be read by a system processor and used to configure subsequent processing blocks. Source code is provided with the core to allow customers to adapt the core to work with unique video signals that may not already be included in the core.
Key features
- Configurable input data width accepts 8-64 bits enabling use with a variety of video source types and video data formats such as DVI, sub-sampled image sensor data, monochrome data, etc.
- AXI4-Stream interface is compliant with the AXI4-Stream Video Protocol as described in the AXI Reference Guide (UG761)
- Supports 1080P60 pixel clock rates in all supported devices families
- Supports 4kx2k at 24Hz clock rates in supported high performance devices
- Designed to operate in conjunction with the Xilinx Video Timing Controller IP Core
- Handles asynchronous clock boundary crossing between video clock domain and AXI4-Stream clock domain
Specifications
Identity
Part Number
Video In to AXI4-Stream
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Video Processing IP core
Implementing LTE on FPGAs
Here's a review of the LTE algorithms and a practical implementation on a Xilinx FPGA. The reference design is tested using multiple video stream with varying encoding rates.
A configurable FPGA-based multi-channel high-definition Video Processing Platform
This paper describes an FPGA-based high-definition video processing platform. The platform supports a wide range of applications including flat-panel TV, projection TV and video monitor.
Configurable Processors for Video Processing SOCs
Configurable Processors for Video Processing SOCs
FPGA-based video surveillance comes of age
Programmable FPGA devices are the perfect choice for interfacing with multiple high-resolution image sensors simultaneously...
Picking the right MPSoC-based video architecture: Part 1
A look at the design of multiprocessor systems-on-chips (MPSoCs) for video applications and how to optimize them for computational power and real-time performance as well as flexibility. Part 1: Architectural approaches to video processing
Frequently asked questions about Video Processing IP
What is Video In to AXI4-Stream?
Video In to AXI4-Stream is a Video Processing IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Video Processing?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.