Vendor: Xylon Category: Vision Subsystem

Video Design Framework for Multi-camera Vision Applications

The logiREF-ACAP-VDF "ACAP IP Framework for Multi-Camera Vision Applications" enables Xylon logiVID-ACAP-6CAM ACAP Vision Develop…

Overview

The logiREF-ACAP-VDF "ACAP IP Framework for Multi-Camera Vision Applications" enables Xylon logiVID-ACAP-6CAM ACAP Vision Development Kit users to quickly utilize the provided hardware platform for the development of AMD-Xilinx Versal Adaptive Compute Acceleration Platform (ACAP) based embedded multi-camera vision systems. The framework includes pre-verified logicBRICKS reference design for video capture from six Xylon video cameras and the display output under Linux OS. The framework showcases the advantages of the Versal ACAP platform by visualizing 6 camera streams in parallel, with or without running advanced image filters, and with real-time LIDAR data that is visualized instantly on the screen in the form of a 3D point cloud.

Instead of starting from scratch and having to spend months designing and building a new design framework, users of the logiREF-ACAP-VDF design framework can immediately focus on specific vision-based parts of their next ACAP design. This design implements six parallel video inputs from Xylon video cameras and the display output with RGB overlay. All video inputs are stored in the video memory, and by mean of on-board push buttons, the user can select each of them for the single camera or all cameras full screen display output.

All logicBRICKS IP cores are supplied with bare-metal and appropriate Linux software drivers. The provided video capture and display demo applications run in Linux OS.

Key features

  • Complete video design framework for embedded multi-camera vision applications
  • Enables vision developers to quickly add their own algorithms to the provided infrastructure
  • Prepared for the Xylon logiVID-ACAP-6CAM kit in combination with the AMD-Xilinx VersalTM AI VCK190 Evaluation Kit
  • The reference design demonstrates video capture and display of six video camera inputs, as well as LIDAR 3D Data Point Visualization
  • Design is prepared for Xilinx Vivado® Design Suite 2021.2 & Vitis Unified Software Platform
  • Input video resolution: 1928x1208@30fps
  • Output video resolution: 1920x1080@60fps
  • Jump-starts the development and saves valuable design time
  • Runs on Linux OS and includes logicBRICKS software drivers and demos
  • Full evaluation version of the design framework is available
  • Documentation and Tech support (e-mail)

Block Diagram

Specifications

Identity

Part Number
logiREF-ACAP-VDF
Vendor
Xylon
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: Croatia

Learn more about Vision Subsystem IP core

Xylon Presents New 12-Channel GMSL3/GMSL2 FMC+ ExpansionBoard

Xylon has introduced its latest FMC expansion board designed to bring high-speed automotive connectivity to advanced video and vision AI systems. The new logiFMC-GMSL3/2-96726A 12-channel FMC+ mezzanine card enables seamless interfacing of up to twelve video cameras with FPGA and adaptive SoC platforms.

Xylon Introduces Xylon ISP Studio

Xylon ISP Studio is a powerful PC-based tool designed to simplify and accelerate HDR Image Signal Processing (ISP) pipeline development and tuning on AMD FPGA and adaptive SoC platforms.

Frequently asked questions about vision subsystem IP cores

What is Video Design Framework for Multi-camera Vision Applications?

Video Design Framework for Multi-camera Vision Applications is a Vision Subsystem IP core from Xylon listed on Semi IP Hub.

How should engineers evaluate this Vision Subsystem?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Vision Subsystem IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP