Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: GPIO

VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O 01C Library

VeriSilicon SMIC 0.13μm 3.3V Multiple I/O 01C Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing …

SMIC 130nm G Available on request View all specifications

Overview

VeriSilicon SMIC 0.13μm 3.3V Multiple I/O 01C Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13μm Logic 3.3V device 1P8M process. This library supports both stagger and inline I/O pads, and its Core and IO use 3.3V devices of the same voltage. With configurable output driving strength and selective output slew rate control, this library can work with a broad range of IO supply operating voltages from 1.5v to 3.3v.

Key features

  • SMIC 0.13um Logic 1P8M Salicide 3.3V device process
  • Supports a broad range of IO power supply from 1.5V to 3.3V
  • Supports configurable output driving capability (i.e., from 2mA ~24mA at 3.3V power supply) with selective slew rate control
  • Supports configurable pull up and pull down resistor
  • Supports programmable CMOS or Schmitt input threshold voltage
  • Supports 70um pitch inline pad and 40um pitch stagger pad
  • Provides cells to interface with Generic or Analog IO library
  • Suitable for six, seven, or eight metal layers of physical design
  • More detail, please go to below website to contact VeriSilicon location sales:http://www.verisilicon.com/cn/contactus.asp

Silicon Options

Foundry Node Process Maturity
SMIC 130nm G Available on request

Specifications

Identity

Part Number
S13V33_MULTIO_01C
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about GPIO IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about GPIO Pad Library IP cores

What is VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O 01C Library?

VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O 01C Library is a GPIO IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic Available on request.

How should engineers evaluate this GPIO?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPIO IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP