High-Speed Test IO: Addressing High-Performance Data Transmission And Testing Needs For HPC & AI
Maximize limited package pins with IO that can act as high-speed test ports then be reused as low-power GPIOs during field operation.
Vendor:
Synopsys, Inc.
Category:
GPIO
1.8V/3.3V I2C in GF (12nm)
Synopsys Inter-Integrated Circuit (I2C) I/O library is used for two wire interfaces to connect low-speed devices like EEPROM, A/D…
Overview
Synopsys Inter-Integrated Circuit (I2C) I/O library is used for two wire interfaces to connect low-speed devices like EEPROM, A/D, and D/A converters and microcontrollers on the same bus. It is designed for higher I/O voltage supply with support for low core voltage and includes fail-safe and fail-tolerance options.
The following operating modes are supported:
Standard Mode: 100 kHz
Fast Mode: 400 kHz
Fast-Plus Mode: 1 MHz
High-Speed Mode: 3.4 MHz
The following operating modes are supported:
Standard Mode: 100 kHz
Fast Mode: 400 kHz
Fast-Plus Mode: 1 MHz
High-Speed Mode: 3.4 MHz
Key features
- Input Schmitt trigger
- Compliance with I2C-bus specification and User Manual–April4, 2014, with I2C operating modes
- Filter of 50 ns for Spike rejection
- Automotive G1/G2 supported, ASIL-B certified
- Silicon validated IP
- ESD: 2KV HBM, 500V(up to 7A) CDM, Latchup: +/-100mA @ 150C
- Designed to support multiple metal stack options
- Support for flip-chip & wirebond packaging
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| GlobalFoundries | 12nm | LP | Available on request |
Specifications
Identity
Part Number
dwc_io_in_i2c_12lp_3p3v
Vendor
Synopsys, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about GPIO IP core
Improving Inter Integrated Circuits - From Sensor Hubs to Platform Management Solutions
This paper attempts to redefine these existing system level solutions using I3C and examine the improvements it can bring over I2C based solutions. Furthermore, it presents a seamless and risk free migratory path to the industry from these I2C based architectures to I3C based architectures using proven Synopsys Solutions.
Configurable Microprocessor for Life Essential Devices
This paper will explore how processors have evolved with attributes such as configurability and extensibility to enable the next generation of electronics.
Enabling Rapid Adoption of the AMBA 3 AXI Protocol-based Design with Synopsys DesignWare IP
The DesignWare® IP solution for the AMBA 3 AXI protocol enables designers to quickly and easily integrate the high-speed protocol into their (SoC) designs, while reducing risk and speeding time to results
Achieving Your Low Power Goals with Synopsys Ultra Low Leakage IO
This whitepaper explains the need for ULL GPIOs, the optimization techniques used to reduce leakage, and the inherent tradeoffs to consider. Finally, it describes how Synopsys ULL GPIOs help designers reduce leakage while achieving the SoC power and performance targets for mobile and battery-driven devices used in AI and sensing applications.
Android hardware-software design using virtual prototypes - Part 2: Building a sensor subsystem
In the second of a three-part series of articles on virtual prototyping, Achim Nohl explains how to use the Synopsys Virtualizer Development Kit (VDK) and describes the hardware/software integration flow for a sensor subsystem for use in an Android mobile device. For the remainder of this series, we will illustrate virtual prototyping usage and early software development by means of a brief case study. The case study is centered on a multi-function sensor controller subsystem which supports an accelerometer, magnetic field, orientation, gyroscope, light, pressure, temperature, and proximity.
Frequently asked questions about GPIO Pad Library IP cores
What is 1.8V/3.3V I2C in GF (12nm)?
1.8V/3.3V I2C in GF (12nm) is a GPIO IP core from Synopsys, Inc. listed on Semi IP Hub. It is listed with support for globalfoundries Available on request.
How should engineers evaluate this GPIO?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPIO IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.