Siemens’ Tessent ecosystem enables direct test pattern execution via PCIe and USB
New Tessent Silicon Executable (TSE) software seamlessly delivers test data from the test equipment ecosystem to the Tessent In-System Test on-chip hardware
Vendor:
Siemens Digital Industries Software
Category:
LIN
Verification IP for LIN
LIN-Xactor is a comprehensive VIP solution for the LIN standard used by SoC and IP designers to ensure comprehensive verification…
Overview
LIN-Xactor is a comprehensive VIP solution for the LIN standard used by SoC and IP designers to ensure comprehensive verification and protocol and timing compliance. LIN-Xactor implements a complete set of models, protocol checkers and compliance testsuites in 100% native SystemVerilog and UVM.
Specifications
|
Protocol Family |
Standard Organization |
Sub Protocol |
Models |
|---|---|---|---|
|
LIN |
LIN Consortium |
2.2A |
|
|
ISO |
17987-X |
Key features
- Master and slave BFMs
- Node configuration and identification services
- Automatic frame segmentation and re-assembly of network layer messages (FF, CF)
- Automatic frame scheduling to time slot/time base including collision resolution
- Frame transmission ordering and endianness
- Status management that provides error handling and error signalling
- Wake and Go-to-sleep modes
- Diagnostics
- Response pending
- Diagnostic and Interleaved Diagnostic mode
- Verified with multiple IP vendors
What’s Included?
- LIN BFM
- Compliance testsuite
- User guide
Specifications
Identity
Part Number
Avery Verification IP for LIN
Vendor
Siemens Digital Industries Software
Type
Verification IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about LIN IP core
Manufacturing Intelligence: Turning EDA Data into Trusted Action
Manufacturing intelligence connects EDA, TCAD and metrology to turn manufacturing evidence into trusted action, faster.
Siemens and TSMC advance AI-powered semiconductor design automation
Building on a longstanding relationship within the TSMC Open Innovation Platform® (OIP) ecosystem, the companies are expanding design enablement efforts across semiconductor design workflows to help mutual customers improve productivity, accelerate design cycles, and manage increasing design complexity.
Leading-edge AI IC designs demand comprehensive HAV methodologies
Learn how comprehensive hardware-assisted verification helps AI SoC teams accelerate RTL, software development and system validation.
Siemens’ IC design solutions now certified for Intel 14A and Intel 18A-P process technologies
Siemens today announced that its Calibre® nmPlatform tool for integrated circuit (IC) design verification and its Solido™ Simulation Suite for analog, custom digital and mixed-signal circuit verification, are now certified for Intel 14A and Intel 18A-P process technologies.
Siemens advances self-verifying agentic AI workflows for semiconductor and PCB design
The new capabilities build on Siemens’ recently introduced Fuse™ EDA AI Agent system and add new NVIDIA AI technology to help long-running, domain scoped, AI agents reason, act and continuously validate decisions against deterministic, physics-based EDA engines.
Frequently asked questions about LIN IP cores
What is Verification IP for LIN?
Verification IP for LIN is a LIN IP core from Siemens Digital Industries Software listed on Semi IP Hub.
How should engineers evaluate this LIN?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LIN IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.