Faraday Technology
•
HQ:
Taiwan
UMC 55nm ULP/HVT Low-K Logic Process Process 8-track Generic Core Cell Library (C90).
- UMC
- 55nm
- ULP
- Pre-Silicon
Compare 2,534 Faraday Technology IP Cores from 1 vendors
-
-
UMC 55nm eFlash/RVT LowK Logic Process 8-track Genernic Core cell Library
Faraday Technology• HQ: TaiwanUMC 55nm eFlash/RVT LowK Logic Process 8-track Genernic Core cell Library
- UMC
- 55nm
- Silicon Proven
-
UMC 55nm eFlash/LVT LowK Logic Process 8-track Standard Core Library
Faraday Technology• HQ: TaiwanUMC 55nm eFlash/LVT LowK Logic Process 8-track Standard Core Library
- UMC
- 55nm
- Silicon Proven
-
UMC 55nm eFlash/HVT LowK Logic Process 8-track Standard Core Library
Faraday Technology• HQ: TaiwanUMC 55nm eFlash/HVT LowK Logic Process 8-track Standard Core Library
- UMC
- 55nm
- Silicon Proven
-
UMC 80nm HV Process High Density Standard Cell Library
Faraday Technology• HQ: TaiwanUMC 80nm HV Process High Density Standard Cell Library
- UMC
- 80nm
- HV
- Pre-Silicon
-
Faraday Technology• HQ: Taiwan
UMC 28nm HPC/RVT Logic and Mixed-Mode Process 7-track Generic Core cell library enhanced for routing (C40)
- UMC
- 28nm
- HPC
- Pre-Silicon
-
Faraday Technology• HQ: Taiwan
UMC 28nm HPC/RVT Logic and Mixed-Mode Process 7-track Generic Core cell library enhanced for routing (C35)
- UMC
- 28nm
- HPC
- Pre-Silicon
-
Faraday Technology• HQ: Taiwan
UMC 28nm HPC/RVT Logic and Mixed-Mode Process 7-track Generic Core cell library enhanced for routing (C30)
- UMC
- 28nm
- HPC
- Pre-Silicon
-
Faraday Technology• HQ: Taiwan
UMC 28nm HPC/LVT Logic and Mixed-Mode Process 7-track Generic Core cell library enhanced for routing (C40)
- UMC
- 28nm
- HPC
- Pre-Silicon
-
Faraday Technology• HQ: Taiwan
UMC 28nm HPC/LVT Logic and Mixed-Mode Process 7-track Generic Core cell library enhanced for routing (C35)
- UMC
- 28nm
- HPC
- Pre-Silicon
-
Faraday Technology• HQ: Taiwan
UMC 28nm HPC/LVT Logic and Mixed-Mode Process 7-track Generic Core cell library enhanced for routing (C30)
- UMC
- 28nm
- HPC
- Pre-Silicon
-
Faraday Technology• HQ: Taiwan
UMC 28nm HPC/HVT Logic and Mixed-Mode Process 7-track Generic Core cell library enhanced for routing (C40)
- UMC
- 28nm
- HPC
- Pre-Silicon
-
Faraday Technology• HQ: Taiwan
UMC 28nm HPC/HVT Logic and Mixed-Mode Process 7-track Generic Core cell library enhanced for routing (C35)
- UMC
- 28nm
- HPC
- Pre-Silicon
-
Faraday Technology• HQ: Taiwan
UMC 28nm HPC/HVT Logic and Mixed-Mode Process 7-track Generic Core cell library enhanced for routing (C30)
- UMC
- 28nm
- HPC
- Pre-Silicon
-
UMC 55nm eFlash/RVT Logic Process 7-track Genernic Core cell library
Faraday Technology• HQ: TaiwanUMC 55nm eFlash/RVT Logic Process 7-track Genernic Core cell library
- UMC
- 55nm
- Silicon Proven
-
UMC 55nm eFlash/LVT Logic Process 7-track Genernic Core cell library
Faraday Technology• HQ: TaiwanUMC 55nm eFlash/LVT Logic Process 7-track Genernic Core cell library
- UMC
- 55nm
- Silicon Proven
-
UMC 55nm eFlash/HVT Logic Process 7-track Genernic Core cell library
Faraday Technology• HQ: TaiwanUMC 55nm eFlash/HVT Logic Process 7-track Genernic Core cell library
- UMC
- 55nm
- Silicon Proven
-
Faraday Technology• HQ: Taiwan
UMC 55nm ULP/uHVT Low-K Logic Process Process 6-track Generic Core Cell Library (C90) w/ Forward Bias.
- UMC
- 55nm
- ULP
- Pre-Silicon
-
UMC 55nm uLP/uHVT LowK Logic Process Ultra High Density (6T) Generic Core Cell Library
Faraday Technology• HQ: TaiwanUMC 55nm uLP/uHVT LowK Logic Process Ultra High Density (6T) Generic Core Cell Library
- UMC
- 55nm
- ULP
- Silicon Proven
-
UMC 55nm ULP/RVT Low-K Logic Process Process 6-track Generic Core Cell Library (C60). W/O deep Nwell
Faraday Technology• HQ: TaiwanUMC 55nm ULP/RVT Low-K Logic Process Process 6-track Generic Core Cell Library (C60).
- UMC
- 55nm
- ULP
- Pre-Silicon