DAC 2024 - Showcasing the future of RISC-V through EDA
Brett Cline, Codasip
Vendor:
VeriSyno Microelectronics Co., Ltd.
Category:
DAC
VDAC
This IP is composed of a single to sextuple channel 10-bit, 300MHz DAC designed for 40nm CMOS technology supplied at 3.3V.
Overview
This IP is composed of a single to sextuple channel 10-bit, 300MHz DAC designed for 40nm CMOS technology supplied at 3.3V. Each independent DAC uses a segmented current steering architecture, combined with an improved two-dimensional centroid switching scheme, to achieve simultaneously high update rates, at least 10-bit of intrinsic static accuracy, and very good dynamic characteristics. The circuit is a current output DAC designed to be loaded by double terminated 75 Ohm Lines. The DAC full-scale current is set with the internal bandgap reference voltage, an external resistor and a digital 6 bit word. Sense comparators are included to allow power savings when video cables are disconnected. This Video DAC is suitable for RGB video and HDTV or standard Video (Component, S-Video, Composite) applications.
Key features
- ? 10-bit Resolution
- ? 1 to 300 MSPS Update Rate
- ? One to six channel Video DAC
- ? Programmable output swing from 0.56V to 1.3V
- ? Cable Connection detection per channel for power savings
- ? Independent gain control for each DAC
- ? Flexible layout: one to six VDAC configuration by cell abutment.
- ? Analog Power Supply: 3.3V (3.0V to 3.6V)
- ? Digital Power Supply: 1.1V+-10%
What’s Included?
- Our analog IPs include ADC, DAC, PLL, LDO, POR and more, available for 28~65nm fabrications in different foundries like GF, SMIC, TSMC, HHGrace, and UMC. We can also customize porting IPs for customers requiring 65~180nm fabrications and support more advanced processes as needed.
Specifications
Identity
Part Number
VDAC
Vendor
VeriSyno Microelectronics Co., Ltd.
Type
Silicon IP
Provider
HQ:
The People's Republic of China
Learn more about DAC IP core
Making the most of the 60th DAC
Brett Cline, Codasip
DAC 2022 - Is it too risky not to adopt RISC-V?
Brett Cline, Codasip
Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.
DAC: The View from Wall Street
DAC Panelists Discuss Emulation's Versatility & Various Use Models
Lauro Rizzatti, Verification Consultant
Frequently asked questions about DAC IP cores
What is VDAC?
VDAC is a DAC IP core from VeriSyno Microelectronics Co., Ltd. listed on Semi IP Hub.
How should engineers evaluate this DAC?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DAC IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.