How Secure DDR Interfaces Protect DRAM from Memory Attacks
Brett Murdock, Dana Neustadter (Synopsys)
Vendor:
Innosilicon Technology Ltd
Category:
DDR
VBO TX and RX PHY & Controller
The VBO IP is designed for transmitting or receiving video signals between a video source device and display device, which is ful…
Overview
The VBO IP is designed for transmitting or receiving video signals between a video source device and display device, which is fully compliant with VBO1.4 specifications. The IP provides both PHY and controller solutions, offering a reliable implementation for VBO interface that can be seamlessly integrated into the SoCs used in multimedia devices.
The VBO TX IP transmits video and control data from a video source device to a display device. It consists of a digital controller and a physical layer. The digital controller processes the input video, control data, and timing data, with pixel clock frequencies. The physical layer includes data channels, PLL, and a bias circuit, supporting data rates of up to 4Gbps per lane.
The VBO RX IP receives and recovers video and control data from the VBO source device. It comprises a physical layer and a digital controller. The physical layer includes data lanes, each featuring termination, an equalizer, and a clock data recovery (CDR) circuit to ensure robust signal reception. The digital controller processes the recovered video data through 10b/8b decoding, descrambling, and unpacking, converting it into video data, control data and timing data.
Key features
- Compliant with V-by-One HS Standard Version 1.4
- Supports 1/2/4/8/16-lane configuration
- Supports 3/4/5-byte mode
- Supports data rates up to 4Gbps per data lane
- Supports display resolution up to 4K/60Hz
- Supports AC-coupled input and termination connected to ground
- Supports automatic termination resistance
- Supports pixel clock frequency from 20MHz to 600MHz
- Supports programmable termination, swing, and equalization
- Supports SSC modulation
- Supports BIST logic
- APB slave interface for internal register access
- Built-in low jitter PLL and bandgap reference
- The area and power consumption correlate strongly with process node and data lane counts. please refer to the detailed datasheet
Block Diagram
VBO block diagram
Benefits
- Low power consumption
- Fully customizable
- Small area
- Simple integration process
- Available options include
- Test chips and test boards
- FPGA integration support
- Chip level integration
Applications
- Consumer Electronics
- Automotive
- Industrial Automation
- Medical Devices
- Gaming
What’s Included?
- Datasheet
- Timing Library Model (LIB)
- Encrypted Verilog Model
- Library Exchange Format (LEF)
- GDSII Database
- Evaluation Board if Available
Specifications
Identity
Part Number
VBO
Vendor
Innosilicon Technology Ltd
Type
Silicon IP
Controller / PHY
Controller + PHY
Files
Note: some files may require an NDA depending on provider policy.
Provider
Innosilicon Technology Ltd
HQ:
China
Innosilicon is a global, world-class one-stop shop of high-speed interface IP and ASIC Design services with a proven track record since 2007. We have empowered hundreds of our worldwide customers, including some of the world’s most respected tier one semiconductor vendors, with scalable solutions supporting all major process nodes from 28/22nm to 3nm. Innosilicon boasts over 1300 employees and is fully devoted to extending its leadership in delivering advanced IP and ASIC Design Services.
Our team offers unique IP such as HBM3E/4, GDDR7/6X/6, LPDDR6/5X, DDR5, PCIe, UCIe Chiplet, High-Speed SerDes and HDMI2.1/eDP1.4, all with standard PHY and Controller combinations as well as custom design options. Our outstanding innovation capabilities have been proven in high-performance computing, high-bandwidth memory, automotive, multimedia, low-power IoT, and other fields. We ensure customer success by reducing time–to–market and offering our unique domain-specific design experience and flexible Service Model.
Learn more about DDR IP core
The complete series of high-end DDR IP solutions of Innosilicon is industry-leading and across major foundry processes
In recent years, emerging industries such as AI, Internet of Things, 5G, and intelligent networked vehicles have flourished, and the high requirements for performance have greatly increased the scale and complexity of chips, constantly challenging IP limitations.
Secure DDR DRAM Against Rowhammer, RAMBleed, and Cold-Boot Attacks
Dana Neustadter, Senior Product Manager for Security Solutions, and Brett Murdock, Director, Product Line Management for Memory Interface IP, Synopsys Solutions Group
DDR IP Hardening - Overview & Advance Tips
DDR is most critical IP to SoC’s successful operation, because processors in SoC typically spends the majority of its cycles on reading and writing to DDR memory.
Which DDR SDRAM Memory to Use and When
This whitepaper provides an overview of the JEDEC memory standards to help SoC designers select the right memory solution, including IP, that best fits their application requirements.
DDR5/4/3/2: How Memory Density and Speed Increased with each Generation of DDR
Frequently asked questions about DDR Interface IP
What is VBO TX and RX PHY & Controller?
VBO TX and RX PHY & Controller is a DDR IP core from Innosilicon Technology Ltd listed on Semi IP Hub.
How should engineers evaluate this DDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.