Vendor: Synopsys, Inc. Category: USB

USB 3.2 Controller IP

The Synopsys SuperSpeed 3.2 USB IP solution is based on the USB 3.2 specification from the USB Implementer Forum.

Overview

The Synopsys SuperSpeed 3.2 USB IP solution is based on the USB 3.2 specification from the USB Implementer Forum. The USB 3.2 IP offering includes controllers, PHYs with support for the USB Type-C™ connectivity specification, verification IP, and IP subsystems. These elements enable quick development of advanced chip designs incorporating the 20 Gbps SuperSpeed USB standard.
The Synopsys USB 3.2 IP is targeted for integration into SoCs for mass storage devices, display and docking applications, cloud computing, and automotive applications. The Synopsys USB 3.2 Controller and PHY IP allow designers
to maximize power efficiency for extended battery life. The Synopsys USB
3.2 IP enables the fastest USB data transfer speeds while lowering overall power consumption.
As the leading supplier of USB IP, Synopsys provides designers with a high- performance, low-power, and area-efficient IP solution, for cost-effective integration into system-on-chip designs. Synopsys’ expertise in developing and supporting USB enables us to build a low risk, high quality SuperSpeed USB IP solution.

Key features

  • Lowest risk: Based on proven USB 3.2 controller shipped in millions of units
  • Lowest power: Extend battery life in mobile devices (USB power saving modes, Uniform Power Format, hibernation option with dual power rails)
  • Configurable data buffering options to optimize performance vs area
  • Supports all USB speed modes
  • Device controllers meet the needs for all markets

Benefits

  • Supports SuperSpeed USB 3.2 Gen 1 at 5Gbps, USB 3.2 Gen 2 at 10Gbps, and USB 3.2 Gen 2x2 at 20Gbps
  • Supports Hi-Speed 480 Mbps and Full Speed 12 Mbps
  • Multi-lane operation for USB 3.2 peripherals
  • Backwards compatible with all existing USB products
  • Optimized Device controller IP designed to achieve power boost
  • Synopsys USB 3.2 PHYs and controllers offer high-performance throughput
  • Supports PIPE and UTMI+ PHY interfaces
  • Architectural features reduce power consumption

Applications

  • Mass storage devices
  • Display and docking applications
  • Cloud computing
  • Automotive applications

What’s Included?

  • Synopsys coreConsultant tool
  • Verilog RTL source code
  • ASIC and FPGA synthesis, ATPG, DFT, power scripts
  • UVM Testbench in Packaged Verification Environment (PVE)
  • Comprehensive databook and integration guides
  • Compatible with open source drivers at kernel.org

Specifications

Identity

Part Number
dwc_usb32_controller
Vendor
Synopsys, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about USB IP core

What Designers Need to Know About USB Low-Power States

In addition to performance and interoperability, achieving low power has been one of the requirements for industry standards specifications. Some of the key specifications like Universal Serial Bus (USB), PCI Express (PCIe), and MIPI have defined power saving features for burst traffic. This whitepaper explains how Synopsys USB IP offers low power using various low power states that go beyond the basic features.

USB 3.2: A USB Type-C Challenge for SoC Designers

This white paper outlines applications that benefit from USB 3.2’s increased bandwidth, describes the USB 3.2 specification for USB Type-C™, and explains how the specification affects speed using USB Type-C connectors and cables.

Frequently asked questions about USB IP cores

What is USB 3.2 Controller IP?

USB 3.2 Controller IP is a USB IP core from Synopsys, Inc. listed on Semi IP Hub.

How should engineers evaluate this USB?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP