Overview
The Synopsys USB 2.0 Controllers support Hi-Speed (480 Mbps), Full Speed (12 Mbps), and Low Speed (1.5 Mbps) operation based on USB specification from the USB Implementer Forum. The Synopsys USB 2.0 IP offering consists of the Hi-Speed USB On-The-Go (HS OTG), USB 2.0 Device, and USB
2.0 EHCI Host controllers for integration into SoCs, and Verilog testbench for integration testing. These elements enable quick development of SoC designs incorporating the USB functionality. The Synopsys USB 2.0 IP is targeted for SoCs requiring the smallest area and lowest power, such as those used in IoT applications.
The DMA in the HS OTG and Device controllers, and list processor in the Host controller, reduce interrupts to the CPU/MPU and bus, reducing power consumption and leaving MIPS and bus bandwidth for other functions.
The Synopsys USB Digital Controllers offer easy integration, reliable data transfer speeds, and low overall power consumption. As the leading supplier of USB IP for more than a decade, Synopsys provides designers with efficient USB IP for cost-effective integration into SoC designs. Synopsys’ expertise in developing and supporting USB IP enables us to build a low risk, high quality USB IP solution.
Learn more about USB IP core
Leading portfolio of engineering solutions positions Synopsys to capitalize on the continued expansion of digital and physical AI and the AI-driven transformation of engineering.
The companies signed an expansive, multi-year agreement to jointly develop GPT-Synopsys, a specialized model, optimized to use Synopsys EDA tools to perform semiconductor design workflows.
The multi-year agreement marks the expansion of Synopsys' silicon IP business to serve increasing demand for application-optimized IP with Amazon as its lead customer.
Open and Secure Synopsys Autopilot Platform Accelerates Engineering Productivity, Improves Design Quality, and Achieves Faster Closure Across Silicon to Systems
New collaborations span A14 design enablement, AI-assisted engineering workflows, CoWoS® support for multi-die designs, and unified multiphysics signoff
Learn how AVSBus 2.0 VIP validates power delivery in AI and data center SoCs.